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ABSTRACT 
Since d i g i t a l computers came i n t o widespread use i n the e a r l y 1960's 
there has been the need to educate Engineers and S c i e n t i s t s i n the areas 
of l o g i c , machine o r g a n i s a t i o n and programming. The computer described 
i s aimed p r i m a r i l y a t the teaching of machine o r g a n i s a t i o n w h i l e o f f e r i n g 
u s e f u l f a c i l i t i e s i n the other areas. I n the past, machines demonstrating 
computer a r c h i t e c t u r e have been s p e c i a l purpose machines, they are now 
ra t h e r dated and have proved to be very expensive. The new machine uses a 
microprocessor t o simulate the op e r a t i o n of an educational computer i n 
which the content of a l l r e g i s t e r s and states of gates are simultaneously 
displayed. The computer has an order code and a r c h i t e c t u r e which i s 
t y p i c a l of modern small computers and has four modes of o p e r a t i o n , v i z : -
'Manual' i n which i n d i v i d u a l p a r t s of the machine can be manipulated 
manually by push buttons. 
'One b i t 1 i n which the machine w i l l obey an i n s t r u c t i o n one-step at 
a time and r e t u r n t o manual mode on completion of the i n s t r u c t i o n . 
'One I n s t r u c t i o n 1 when the machine w i l l c a r ry out the sequence of 
steps forming an i n s t r u c t i o n a t a selected speed and w i l l r e t u r n to 
manual mode on completion of the i n s t r u c t i o n . 
'Continuous' i n which the machine obeys sequential i n s t r u c t i o n s 
taken from the store u n t i l i t i s stopped manually or reaches a ' h a l t ' 
i n s t r u c t i o n when i t r e t u r n s t o manual mode. 
While such a computer could be a s p e c i a l l y b u i l t machine as i n the 
past, use of a microprocessor reduces the d i s p l a y to a series of lamps 
and push buttons i n t e r f a c e d t o the processor and the apparent operation 
of the computer i s determined by the program held i n Read-only memory. 
Thus changes i n the a r c h i t e c t u r e of the order code of the educational 
computer can be achieved by r e - w r i t i n g part or a l l of the program and i t 
i s t h e r e f o r e a n t i c i p a t e d t h a t the machine described w i l l be capable of 
enhancement both e a s i l y and cheaply. 
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CHAPTER 1: 
I n t r o d u c t i o n 
The Department of Applied Physics and E l e c t r o n i c s has long been 
i n t e r e s t e d i n the teaching of d i g i t a l e l e c t r o n i c s and i t s extension i n 
the o r g a n i s a t i o n o f D i g i t a l Computers. To t h i s end, the design and 
c o n s t r u c t i o n o f an Educational d i g i t a l computer was undertaken i n 1966 
by R. B r u n s k i l l and the M.Sc. Thesis d e s c r i b i n g t h a t machine was 
published i n 1969. (Ref. 1 ) . Other machines e x i s t e d before t h a t date, 
notably the Abacus Computer, i n i t i a l l y designed by E l l i o t t Bros, and 
subsequently adopted by Feedback L t d . This machine i s s t i l l a v a i l a b l e 
at a c u r r e n t p r i c e o f about £4,000 b u t , because of i t s e a r l y design, 
uses s e r i a l a r i t h m e t i c processes and i t s a r c h i t e c t u r e and Order code 
are r a t h e r dated. 
The design undertaken i n 1966 was an attempt to produce a cheaper 
and more modern machine. At t h a t time, T.T.L. i n t e g r a t e d c i r c u i t s were 
becoming w i d e l y a v a i l a b l e and i t was a n t i c i p a t e d t h a t a cheaper machine 
could be produced and a more modern a r c h i t e c t u r e adopted at the same 
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time. I n the event the machine was not e x p l o i t e d commercially because 
i t s c o s t / b e n e f i t s were not s u f f i c i e n t l y favourable to displace the 
established machine. 
In 1972 as a r e s u l t o f work i n the c a l c u l a t o r f i e l d , I n t e l 
Corporation o f the U.S.A. introduced a 4 - b i t general purpose micro-
processor u n i t and followed t h i s f a i r l y q u i c k l y w i t h an 8 - b i t u n i t , the 
'8008'. As w i t h i n t e g r a t e d c i r c u i t s i n the mid-1960's, i t was 
a n t i c i p a t e d t h a t widespread use of the new devices would r e s u l t i n 
s i g n i f i c a n t cost reductions and indeed t h i s has proved to be the case, 
the u n i t cost o f the 8008 having f a l l e n from about £70 i n 1973 to £20 
i n 1975. 
I t was appreciated by U n i v e r s i t y s t a f f i n 1972-73 t h a t use of such 
a device would permit a fresh approach to the Educational Computer w i t h 
every chance th a t the r e s u l t would be both cheap and modern and w i t h 
the f u r t h e r advantage t h a t because the a r c h i t e c t u r e of the new machine 
would be determined by the microprocessor program, i t could be modified 
and updated simply by w r i t i n g a new program. 
I n the course o f discussion between Drs. Morant and Stanier o f the 
U n i v e r s i t y and the author i n the e a r l y p a r t of 1973, i t was decided t h a t 
such a development would be undertaken and work was begun i n October 
1973. 
No attempt was made i n i t i a l l y to assess the r e l a t i v e m erits of the 
4- and 8 - b i t processors 4004 and 8008 i n t h i s a p p l i c a t i o n . I t was 
obvious t h a t the 8008 would be of more general use w i t h i n the Department 
f o r undergraduate l a b o r a t o r y work and other postgraduate p r o j e c t s than 
the 4004 and t h e r e f o r e t h i s p r o j e c t was also based on i t . Since the 
computer which has been produced i s ohservably slow, i t i s c l e a r t h a t 
use o f the 4004 which would have required a longer program, would have 
r e s u l t e d i n an unacceptably slow machine. 
The e a r l y p a r t of the p r o j e c t was concerned w i t h e s t a b l i s h i n g the 
a r c h i t e c t u r e o f the teaching machine:-
a) The Abacus computer by Feedback and the 1966 Durham Computer were 
examined and compared i n t h e i r s t r u c t u r e and order code. Programs were 
w r i t t e n and run on the Durham machine. At the same time commercially 
a v a i l a b l e machines, notably the Argus 600 by F e r r a n t i (Ref. 3 ) , PDP8e 
and PDP11 by D i g i t a l Equipment Corporation (Refs. 4, 5) and SPC 16 by 
General Automation Inc. (Ref. 6) were examined w i t h a view to d i s c e r n i n g 
the trends i n modern small computer design. 
b) With the a d d i t i o n a l c o n s t r a i n t t h a t the word length should be as 
s h o r t as p o s s i b l e , designs based on a s i n g l e working r e g i s t e r were 
considered and programs w r i t t e n i n order to t e s t the usefulness o f the 
proposed order codes. By the end o f 1973 i t was c l e a r t h a t only a very 
l i m i t e d machine could be b u i l t on t h a t basis and a m u l t i - r e g i s t e r 
approach w i t h i n d i r e c t addressing of store was formulated. The a r c h i -
t e c t u r e adopted thus resembles the l a t e r machines PDP11, SPC16 and the 
I n t e l microprocessor r a t h e r than the e a r l i e r single-address, s i n g l e 
r e g i s t e r types. 
January to June 1974 was devoted to the design and c o n s t r u c t i o n of 
the computer panel and the i n t e r f a c e to the microprocessor p r o t o t y p i n g 
u n i t SIM - 8 which i s a general purpose u n i t supplied by I n t e l and 
i n c o r p o r a t i n g a microprocessor 8008 together w i t h Read-only memory 
(R.O.M.), Random Access memory (R.A.M.), l o g i c necessary f o r c o n t r o l l i n g 
the 8008, two i n p u t and four output p o r t s . 
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With the i n t e r f a c e working c o r r e c t l y , the program was w r i t t e n over 
the p e r i o d June 1974-June 1975; the f i n a l program contains 927 8 - b i t 
words and t h e r e f o r e occupies 3\ Programmable K^ad-only memories, type 
1702. The p e r i o d of twelve months to w r i t e a program of 1000 words may 
be considered r a t h e r long but i t i s i n keeping w i t h the general 
i n d u s t r i a l experience t h a t Software costs are s u r p r i s i n g l y high and 
o f t e n greater than the hardware cost. I n t h i s case i t was found t h a t 
the program could be s i m p l i f i e d i n p a r t s i f the d i s p l a y i n t e r f a c e was 
re-arranged and t h i s was g e n e r a l l y done. With experience of w r i t i n g 
program i n the machine code, i t became possible to w r i t e more e f f i c i e n t 
code and consequently sub-routines which were w r i t t e n i n the e a r l y p a r t 
of t h i s p e r i o d could be re-examined l a t e r and shortened w i t h o u t loss o f 
any e s s e n t i a l f e a t u r e s . I n some cases, the improvement represented a 
50% saving of i n s t r u c t i o n s . 
With the program complete i t only remained to make the Educational 
Computer independent o f the commercial item SIM-8 by designing and 
c o n s t r u c t i n g a c i r c u i t board c o n t a i n i n g the microprocessor 8008 and the 
minimum necessary R.O.M., R.A.M. and c o n t r o l l o g i c . Since t h i s was a 
prototype c i r c u i t , various m o n i t o r i n g and c o n t r o l f a c i l i t i e s were also 
included which would not be necessary i n a production model. This 
c i r c u i t was completed i n July 1975 and when augmented by a purpose-
b u i l t power supply designed and constructed by the E l e c t r o n i c s Workshop 
the p r o j e c t was complete i n September 1975. 
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CHAPTER 2: 
S p e c i f i c a t i o n of the Machine 
2.1 General 
Certain e s s e n t i a l and other d e s i r a b l e features of a teaching 
machine were enumerated at the time of the design of the 1966 machine 
and since these are s t i l l l a r g e l y a p p l i c a b l e today they have been 
incorporated i n the present machine. These features w i t h some 
observations are:-
i ) The teaching machine must be a computer r a t h e r than a complex 
l o g i c t r a i n e r . 
i i ) The oper a t i o n of the machine must be demons tradable i n much 
greater d e t a i l than i s po s s i b l e w i t h commercially a v a i l a b l e 
computers. This i m p l i e s a large d i s p l a y panel w i t h a comprehensive 
mimic diagram and lamps i n d i c a t i n g the flow of i n f o r m a t i o n and 
states of a l l major c o n t r o l gates. Push b u t t o n switches should 
provide f o r manual o p e r a t i o n . The f u r t h e r suggestion at t h a t time 
t h a t the l o g i c c i r c u i t r y should be accessible f o r d e t a i l e d exami-
n a t i o n i s simply not possible i n a simulated machine of the present 
type. 
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i i i ) The machine should be capable of step by step operation over a 
range of speeds. 
i v ) I t should be cheap enough f o r purchase by U n i v e r s i t y and College 
departments. The upper p r i c e l i m i t i n 1969 was thought to be 
£2,000. I n the event t h i s aim was not met and p r e s e n t l y i t i s 
f e l t t h a t a marketing p r i c e of not more than El,000 would be 
necessary to ensure commercial acceptance. This implies a cost of 
components of about £300. 
v) The educational aspect should be borne i n mind throughout the 
p r o j e c t and i n s t r u c t i o n manuals produced f o r the machine. 
Also intended at that time was the i n c o r p o r a t i o n of the then new 
int e g r a t e d c i r c u i t s , p r i n t e d w i r i n g , an up-to-date a r c h i t e c t u r e and some 
p r o v i s i o n f o r extension at a f u t u r e date. I t i s now gen e r a l l y 
recognised t h a t the p r e p a r a t i o n of a p r i n t e d c i r c u i t i s not commercially 
j u s t i f i e d unless several c i r c u i t s of a p a r t i c u l a r type are to be made 
and since only a prototype i s involved here, the more appropriate method 
of c o n s t r u c t i o n using Veroboard was used. 
Int e g r a t e d c i r c u i t s are no longer novel, they are used as a matter 
of course. The various technologies are a l l used side by side , t h i s 
being aided by the general tendency of manufacturers to make t h e i r 
various u n i t s T.T.L. compatible. I n t h i s p a r t i c u l a r p r o j e c t the micro-
processor and Read-only memory are P-channel M.O.S. devices, the Random-
access memory i s N-channel s i l i c o n - g a t e M.O.S., general l o g i c i s T.T.L, 
the more complex M.S.I, u n i t s being used wherever possible w h i l e some of 
the I n t e l u n i t s designed s p e c i f i c a l l y f o r i n t e r f a c i n g to microprocessors 
are Schottky T.T.L. 
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Since the prototype was b u i l t , the range of Complementary M.O.S. 
devices has increased and the p r i c e has f a l l e n . I t i s t h e r e f o r e l i k e l y 
t h a t a new design would use these elements instead o f T.T.L. 
The aims of an up-to-date a r c h i t e c t u r e and the p r o v i s i o n of spare 
capacity to allow ' s t r e t c h ' remain v a l i d . These t o p i c s are d e a l t w i t h 
f u l l y i n the l a t e r s e c t i o n s . 
2.2 Front Panel Operation 
The 1966 machine had a t o t a l o f 58 push-button switches of which 
some 40 were a c t u a l l y used. Mounted on the consoles at the f o o t of the 
panel, they were l i n k e d w i t h the panel by reference numbers, so t h a t , 
i f one wished to c l e a r a r e g i s t e r i t was necessary to trace the 'cl e a r ' 
l i n e o f the r e g i s t e r to the edge o f the panel where i t was numbered and 
then t o locate and operate the push-button of corresponding number. 
With experience, the buttons which were f r e q u e n t l y r e quired came to be 
remembered but few students would spend long enough w i t h the machine 
f o r t h i s t o occur. 
An attempt has been made to improve t h i s s i t u a t i o n i n the new 
machine by l o c a t i n g most push-buttons on the panel i t s e l f alongside the 
gates which they c o n t r o l . This has not been possible i n every case and 
the console at the foo t of the panel s t i l l c a r r i e s eleven push-buttons 
but the remaining 24 have been dispersed to t h e i r f u n c t i o n a l p o s i t i o n s . 
I n the course o f development i t was r e a l i s e d t h a t an operator would 
only have two hands and those o f l i m i t e d span, so t h a t the number of 
push-button switches which could be simultaneously operated was l i m i t e d . 
The f i n a l design only requires two push-buttons to be operated 
simultaneously and to achieve t h i s i t was necessary to imply the 
presence o f memory i n two of the computer functions where none need 
e x i s t i n a r e a l computer. These functions are:-
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n) The A r i t h m e t i c and Lopic Unit where the required operation i s 
selected by push-button or i n s t r u c t i o n and i s remembered by the 
u n i t u n t i l a new opera t i o n i s selected. 
b) The s t o r e address which could simply he gated from one of three 
r e g i s t e r s i s , i n s t e a d , remembered i n a store-address r e g i s t e r . 
2.3 Front Panel I n d i c a t o r s 
The t r a d i t i o n a l l o g i c i n d i c a t o r on e a r l i e r teaching machines and 
l o g i c t u t o r s was the f i l a m e n t lamp. This has four main disadvantages:-
a) Heavy power consumption, approximately 1 W per lamp so t h a t a 
panel o f 80 lamps a l l l i g h t e d consumes some 80 W. 
b) Following from (a) a lamp d r i v i n g t r a n s i s t o r capable of 
swi t c h i n g perhaps 40 mA at 25 V must be provided f o r every 
1 amp. 
c) Low r e l i a b i l i t y . The f a i l u r e r a t e of incandescent lamps i s 
very much greater than t h a t of i n t e g r a t e d c i r c u i t s and other 
e l e c t r o n i c components i n p r o p e r l y designed c i r c u i t s . 
Therefore i t i s l i k e l y t h a t the most common f a u l t i n a 
teaching computer w i l l be the f a i l u r e o f the i n d i c a t o r lamps. 
This has c e r t a i n l y been the case w i t h the 1966 machine. 
d) High cost. The lamp i t s e l f i s q u i t e cheap but i t i s 
gen e r a l l y mounted i n a bezel w i t h a coloured lens which makes 
the t o t a l cost h i g h . 
The a l t e r n a t i v e , a v a i l a b l e since about 1972 i s the L i g h t E m i t t i n g 
Diode (L.E.D.). These were i n i t i a l l y of i n t e r e s t t o the E l e c t r o n i c s 
I n d u s t r y because o f t h e i r high r e l i a b i l i t y ( of the same order as th a t 
of a t r a n s i s t o r ) and t h e i r low power d i s s i p a t i o n . (1.8 V., 20 mA). 
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Their i n i t i a l high cost has f a l l e n so that the cheapest have now a 
lower cost than a 1 W incandescent bulb. A type w i t h c o n s i s t e n t and 
adequate l i g h t output now costs about 30p and at t h i s p r i c e although 
more expensive, i s p r e f e r a b l e to a f i l a m e n t lamp as an i n d i c a t o r . At 
the time t h a t the d i s p l a y panel was designed and constructed only red 
LEDs were s u i t a b l e , other colours were a v a i l a b l e but they were 
expensive and i n e f f i c i e n t ( i . e . lower l i g h t output and a l a r g e r 
c u r r e n t ) . The main disadvantage o f the LED i s t h a t the l i g h t output i s 
low compared t o a 1 W fi l a m e n t lamp and most LEDs are f i t t e d w i t h an 
i n t e g r a l lens which p r o j e c t s the a v a i l a b l e l i g h t forward through a 
l i m i t e d angle. The r e s u l t o f t h i s i s t h a t a d i s p l a y panel using these 
lamps must be viewed from the f r o n t and hi g h ambient l i g h t avoided. 
The panel must also be covered at the back to prevent l i g h t 
e n t e r i n g the LEDs from the back and g i v i n g the impression t h a t the 
lamps are on. 
2.4 A r c h i t e c t u r e o f the New Machine 
The machine designed and constructed i n 1966-69 has been i n 
regular use i n the teaching l a b o r a t o r y o f the Department of Applied 
Physics and E l e c t r o n i c s . I t s performance i n t h i s r o l e has been 
s a t i s f a c t o r y and there was no f e e l i n g t h a t i t was old-fashioned and 
due f o r replacement, but r a t h e r t h a t the microprocessor had so s u f f i c -
i e n t l y changed the s i t u a t i o n t h a t a new machine based on i t could be 
cheap enough t o f i n d widespread a p p l i c a t i o n . Nevertheless there were 
c e r t a i n aspects o f the machine t h a t i t was f e l t could be improved, 
a) Word l e n g t h . This was o r i g i n a l l y chosen to be 12-bits so t h a t the 
m u l t i p l i c a t i o n of two numbers, one of 4- b i t s or l e s s , the other of 
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7-bit8 or less could be demonstrated. Due to the high cost of 
dis p l a y i t was f e l t t h a t a s h o r t e r word length should s i g n i f i c a n t l y 
reduce the cost and at the same time s t i l l demonstrate a r i t h m e t i c 
processes adequately. Thus an aim o f f a i r l y high p r i o r i t y i n the 
new design was a word length of 8 - b i t s . 
Order Code. I n Memory Reference I n s t r u c t i o n s f o u r b i t s o f the word 
were used to sp e c i f y the i n s t r u c t i o n , the remainder s p e c i f i e d the 
address but i n machine-operating i n s t r u c t i o n s these e x t r a b i t s were 
o f t e n unused. This l e d to a r a t h e r i n e f f i c i e n t order code which 
lacked some o f the i n s t r u c t i o n s which one would expect to f i n d , 
e.g. an un c o n d i t i o n a l jump or a l o g i c a l o p e r a t i o n . I t can be noted 
i n passing t h a t the order code o f t h i s machine i s s i m i l a r to t h a t 
of the 'Abacus* teaching computer and o f the same general s t r u c t u r e 
as the PDP8. By microprogramming o f the machine i n s t r u c t i o n s , the 
PDP8 i s enabled to have a much wider range o f i n s t r u c t i o n s than 
e i t h e r o f the other machines. 
Input/output i n s t r u c t i o n s . Since these i n s t r u c t i o n s were never 
implemented on the computer i t was impossible to demonstrate any 
re a l - t i m e program. 
M o d i f i e r . An event o f great s i g n i f i c a n c e i n the development o f 
the e a r l y computers was the i n t r o d u c t i o n of the 'B-line M o d i f i e r ' 
since i t g r e a t l y f a c i l i t a t e d the access to se q u e n t i a l s t o r e 
l o c a t i o n s and thus s i m p l i f i e d l i s t - p r o c e s s i n g . While the name no 
longer appears i n computer l i t e r a t u r e , the f u n c t i o n i s s t i l l 
provided by some form o f auto-indexing r e g i s t e r which can be used 
to address s t o r e . A m o d i f i e r r e g i s t e r was provided i n the 1966 
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machine and i n s t r u c t i o n s provided f o r loading i t and program 
branching dependent on i t s s t a t e . Experience w i t h the machine has 
shown however t h a t l i t t l e use was made of t h i s f e ature and l i t t l e 
importance was attached t o i t s implementation i n the new machine, 
e) Sub-routine l i n k a g e . A l l commercial machines have some p r o v i s i o n 
f o r l i n k i n g sub-routines to a main program. The means adopted can 
be b a s i c a l l y e i t h e r hardware or software although generally there 
i s some o f each. I n the former case a common arrangement i s f o r 
the computer t o have a push-down stack (or l a s t - i n , f i r s t - o u t 
address r e g i s t e r ) i n which the cu r r e n t address i s hel d i n the f i r s t 
l o c a t i o n ; when a 'Call sub-routine' i n s t r u c t i o n i s obeyed, the f i r s t 
address o f the sub-routine i s pushed on to the stack and a l l 
addresses p r e v i o u s l y i n the stack move down one l e v e l . Since the 
stack must be f i n i t e , the lowest address i s l o s t . 
I n a software implementation, a common system provides f o r sub-
r o u t i n e r e t u r n addresses to be h e l d i n a reserved p a r t of the s t o r e . 
A s t a c k - p o i n t e r i n d i c a t e s the next vacant l o c a t i o n i n t h i s area. 
When a sub-routine i s c a l l e d , the address o f the next i n s t r u c t i o n 
of the curr e n t program i s stored i n the l o c a t i o n addressed by the 
stack p o i n t e r , the stack p o i n t e r i s incremented and the sub-routine 
s t a r t i n g address i s loaded i n t o the program counter. On r e t u r n 
from the sub-routine the stack p o i n t e r i s decremented and the content 
of the addressed l o c a t i o n i s loaded i n t o the program counter. 
While no sub-routine p r o v i s i o n was made on e i t h e r the 1966 or the 
Abacus machines, serious c o n s i d e r a t i o n was given to the d e s i r a b i l i t y 
of p r o v i d i n g a s i n g l e l e v e l o f sub-routine on the new machine. I t 
was f i n a l l y decided t h a t i t should not be provided since the machine 
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would i n e v i t a b l y be slow and the programmes which experience had 
shown were used were q u i t e short and not penerally s u f f i c i e n t l y 
complex t o re q u i r e sub-routines. 
I t can be noted t h a t when program i s hel d i n random-access memory, 
sub-routines can be implemented by loading the r e t u r n address i n t o 
the f i n a l r e t u r n jump o f the sub-routine before e n t e r i n g the sub-
r o u t i n e . This system, w h i l e t e d i o u s , could be used i f a sub-
r o u t i n e was considered e s s e n t i a l i n some p a r t i c u l a r program. 
2.5 Consideration of an 8 - b i t , direct-address machine 
With an 8 - b i t machine based on the a r c h i t e c t u r e o f the PDP8 or the 
previous educational computers, some o f the 8-bit s are used f o r the 
i n s t r u c t i o n , the remainder f o r the address. Thus i f two b i t s are used 
f o r the i n s t r u c t i o n the remaining 6 b i t s allow 64 ( 2 6 ) memory l o c a t i o n s 
to be d i r e c t l y addressed. I f three b i t s s p e c i f y the i n s t r u c t i o n , 32 
memory l o c a t i o n s can be d i r e c t l y addressed. The only reasonable 
compromise between an adequate i n s t r u c t i o n r e p e r t o i r e and adequate 
d i r e c t address f i e l d i s thus 3:5. 
The address f i e l d could be extended by a separate Page-address 
r e g i s t e r o f A b i t s which would be a l t e r e d i n value by an oper a t i n g 
i n s t r u c t i o n and would provide a t o t a l s t o r e o f 16 pages each o f 32 
lo c a t i o n s or l i n e s . The l i n e d i r e c t l y addressed by the memory 
reference i n s t r u c t i o n would be on the page c u r r e n t l y addressed by the 
page address r e g i s t e r . 
I f the in p u t / o u t p u t i n s t r u c t i o n s were small i n number so tha t no 
p e r i p h e r a l address need be incorporated i n the i n s t r u c t i o n , then the 
three b i t s f o r the i n s t r u c t i o n would provide a r e p e r t o i r e o f seven 
memory reference i n s t r u c t i o n s and a group of 17 o p e r a t i n g i n s t r u c t i o n s . 
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The memory reference i n s t r u c t i o n s could be:-
Code A c t i o n 
0 Transfer the contents o f the accumulator t o the s p e c i f i e d 
s t o r e l o c a t i o n . 
1 Add contents o f s p e c i f i e d s t o r e l o c a t i o n t o the accumulator. 
2 Subtract contents of s p e c i f i e d s t o r e l o c a t i o n from the 
accumulator. 
3 M u l t i p l y content of the s p e c i f i e d s t o r e l o c a t i o n by the 
accumulator. 
A Divide content o f the s p e c i f i e d s t o r e l o c a t i o n by the 
accumulator. 
5 Form l o g i c a l AND between s p e c i f i e d store l o c a t i o n and the 
accumulator, 
6 Jump to s p e c i f i e d l i n e of page s p e c i f i e d by the succeeding 
b y t e . 
Of the p o s s i b l e 32 oper a t i n g i n s t r u c t i o n s s p e c i f i e d by code 7, 
h a l f would be absorbed by the l i t e r a l i n s t r u c t i o n 'load the page address 
r e g i s t e r w i t h l e a v i n g 16 f o r other purposes. These would have to 
include i n s t r u c t i o n s of the f o l l o w i n g types:-
Skip the next two i n s t r u c t i o n s . 
S h i f t accumulator r i g h t . 
S h i f t accumulator l e f t . 
Complement accumulator. 
Input to accumulator. 
Output from accumulator. 
While t h i s system i s based on the s t r u c t u r e o f t e n employed i n 
commercial computers of the 1960's i t incorporates two types of 
i n s t r u c t i o n which d i d not generally appear i n small computers of t h a t 
time. 
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a) The 2-byte iump i n s t r u c t i o n ; the f i r s t byte s p e c i f i e s 'jump' and 
the l i n e number, the second s p e c i f i e s page number. The m u l t i - b y t e 
i n s t r u c t i o n i s much more common i n small computers which have 
become a v a i l a b l e i n the 1970's. 
b) The l i t e r a l i n s t r u c t i o n 'Load page address r e g i s t e r w i t h 
This again i s much more common i n the l a t e r designs and w h i l e i t 
i s only a s i n g l e length i n s t r u c t i o n i n t h i s case, i t could equally 
be a double length i n s t r u c t i o n i f one wished t o load an 8 - b i t 
number. 
When t h i s code was postulated i t was intended t h a t the machine 
would use signed-binary n o t a t i o n i n i t s a r i t h m e t i c processes, t e s t 
programs o f the type which had been used on the e a r l i e r computer were 
w r i t t e n i n order to t e s t the code. 
The d i f f e r e n c e between t h i s and the e a r l i e r machine was i n the 
word length and w h i l e p r e v i o u s l y the square r o o t of a number up to 2048 
could be c a l c u l a t e d , the l i m i t now was 128 and the answer was l i m i t e d 
to the range 1 to 11; a rounding e r r o r i n the f i n a l b i t would r e s u l t i n 
an e r r o r of at l e a s t 9%. I n view of t h i s reduced accuracy i t was f e l t 
t h a t the machine should be programmable f o r double-length working and 
i n t r y i n g to achieve t h i s i t became apparent t h a t signed-binary 
n o t a t i o n was incompatible w i t h t h i s aim* Two s o l u t i o n s were considered, 
the f i r s t t h a t the machine should have a concealed p r e - s e l e c t o r switch 
to s e l e c t signed-binary or two's complement was r e j e c t e d because i t was 
f e l t t h a t confusion would be caused when the switch was found to be i n 
the wrong p o s i t i o n during the course o f a demonstration. The second, 
that the order code he extended to deal w i t h both types of n o t a t i o n was 
r e j e c t e d because i t would r e s u l t i n a large p r o p o r t i o n of the possible 
i n s t r u c t i o n codes being used, thus p r e c l u d i n g f u r t h e r development and 
furthermore, t h a t many of the orders would be obscure. 
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2.6 Consideration o f an 8 - b i t computer having seven r e g i s t e r s 
and i n d i r e c t s t o r e addressing 
I f the need to s p e c i f y a s t o r e address can be removed from the 
i n s t r u c t i o n , then an 8 - b i t machine immediately has a possible 
r e p e r t o i r e of 256 i n s t r u c t i o n s . There i s s t i l l the need o f course f o r 
some r e g i s t e r which addresses s t o r e and which can be set up to p o i n t to 
any p a r t i c u l a r l o c a t i o n ; t h i s w i l l be c a l l e d the 'store-addressing 
r e g i s t e r . ' Thus the memory access system proposed i s such t h a t when an 
i n s t r u c t i o n s p e c i f i e s 'fetch from s t o r e 1 or 'put i n s t o r e ' the l o c a t i o n 
used w i l l be determined by the value o f the store-addressing r e g i s t e r . 
Use o f an 8 - b i t r e g i s t e r i n t h i s a p p l i c a t i o n provides a t o t a l s t o r e o f 
256 words which was considered to be q u i t e adequate. 
Other s p e c i f i c r e g i s t e r s which are needed are the Program Counter, 
and an Accumulator. Since access to the s t o r e has been made more 
d i f f i c u l t i t i s necessary to make i t less f r e q u e n t l y i f economy of 
program code i s t o be maintained; t h i s means t h a t there must be a 
series o f general-purpose r e g i s t e r s to which access i s e a s i l y obtained 
and which can h o l d data t h a t i s c u r r e n t l y r e q u i r e d . I f data i s to be 
t r a n s f e r r e d between these r e g i s t e r s and t o and from s t o r e , a c e r t a i n 
number of b i t s i s r equired i n the i n s t r u c t i o n to s p e c i f y the source and 
d e s t i n a t i o n r e g i s t e r s . A l l o c a t i o n o f two b i t s to t h i s purpose only 
allows accumulator, s t o r e , store-addressing r e g i s t e r and program 
counter to be s p e c i f i e d and the system i s minimal and very i n f l e x i b l e . 
I f f our b i t s are a l l o c a t e d , a l l 256 i n s t r u c t i o n s are used f o r i n t e r -
r e g i s t e r t r a n s f e r s l e a v i n g none f o r any other purpose. Thus a t o t a l of 
e i g h t r e g i s t e r s r e q u i r i n g three b i t s to s p e c i f y each i s the only 
possible compromise and they c o n s i s t o f the four already l i s t e d plus an 
e x t r a four forming a scratch-pad memory. 
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When s i x of the eight b i t s have been used to spe c i f y the source and 
d e s t i n a t i o n r e g i s t e r s , 64 of the possible 256 i n s t r u c t i o n s have been 
a l l o c a t e d . The remainder can be div i d e d i n t o those s p e c i f y i n g a s i n g l e 
r e g i s t e r and machine i n s t r u c t i o n s independent of the r e g i s t e r s . Examples 
of the former are 'Clear r e g i s t e r X' and 'Add contents of r e g i s t e r X to 
the accumulator' w h i l e examples of the l a t t e r are 'Halt' and ' S h i f t 
accumulator one place r i g h t . ' 
I f a l l the remaining i n s t r u c t i o n s were of the former type there 
could be a t o t a l of 24; i f t h a t number were reduced to 16 there would be 
codes a v a i l a b l e f o r 64 machine i n s t r u c t i o n s of the l a t t e r type. 
I t i s also apparent t h a t two-byte l i t e r a l i n s t r u c t i o n s of the type 
'Load r e g i s t e r X w i t h ...' could also be provided. 
The wide range and la r g e number of i n s t r u c t i o n s a v a i l a b l e w i t h t h i s 
type of a r c h i t e c t u r e were extremely a t t r a c t i v e : the problem of number 
n o t a t i o n could be solved simply by p r o v i d i n g both: a general purpose 
r e g i s t e r could be made auto-indexing so t h a t a m o d i f i e r r e g i s t e r would be 
provided; by a s s o c i a t i n g an adder w i t h the program counter, program-
r e l a t i v e jumps could be provided. M u l t i p l i c a t i o n and d i v i s i o n could be 
implemented w i t h s i n g l e l e n g t h machine i n s t r u c t i o n s i f two of the general 
r e g i s t e r s were assigned to the task. 
As a r e s u l t of these considerations i t was decided to adopt t h i s 
a r c h i t e c t u r e and the remainder of the p r o j e c t was concerned w i t h i t s 
implementation. I n the course of t h i s the d e t a i l of the computer g r a d u a l l y 
c r y s t a l l i s e d , c e r t a i n features which had i n i t i a l l y seemed de s i r a b l e were 
discarded and replaced by ot h e r s , some features which were, q u i t e f e a s i b l e 
were not implemented because i t was f e l t t h a t the r e s u l t i n g complication 
would d e t r a c t from the m e r i t of the machine as a teaching aid and a large 
block of i n s t r u c t i o n codes were reserved f o r f u t u r e extension. 
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2.7 More d e t a i l e d s p e c i f i c a t i o n of the computer 
The machine has e i p h t r e g i s t e r s which are addressed by number:-
0 Accumulator 
1,2,3,4 General purpose r e g i s t e r s 
5 Store-addressing r e g i s t e r 
6 Program counter 
7 Store, addressed by r e g i s t e r 5. 
With the exception o f the s t o r e , each r e g i s t e r can be cleared, 
complemented, incremented and decremented. 
Data i s . t r a n s f e r r e d between the r e g i s t e r s by means of the Data-bus; 
each r e g i s t e r being gated so t h a t i t s data can be impressed on the bus 
and also so t h a t i t can accept data from the bus. Also gated to the 
data-bus i s a set o f e i g h t toggle switches which represent one of the 
machine p e r i p h e r a l s and are known as 'input 0'. 
Working i n co n j u n c t i o n w i t h the accumulator i s the 'Arithmetic and 
Logic U n i t ' (ALU) which requires two sources o f input data;, the f i r s t 
o f these i s the accumulator and the second i s the data-bus. The r e s u l t 
of the ALU o p e r a t i o n i s loaded d i r e c t l y i n t o the accumulator r e p l a c i n g 
the data o r i g i n a l l y h e l d there. The ALU i s capable o f f o u r o p e r ations:-
Add The two 8 - b i t words are added i n 2's 
complement format 
Subtract The data from the bus i s subtracted from the 
accumulator data i n 2's complement format 
AND The l o g i c a l AND between the data words i s 
formed 
OR The l o g i c a l OR between the data words i s 
formed 
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The operation being performed by the ALU i s i n d i c a t e d by a lamp 
which remains set u n t i l changed to another f u n c t i o n f o r the next 
operation. This 'memory' i s not f u n c t i o n a l l y required here but manual 
operation would be impossible w i t h o u t i t . 
The ALU contains three f l a g s which are set according to the r e s u l t 
of the ALU op e r a t i o n , they are:-
Carry I f there i s an overflow from the most 
s i g n i f i c a n t b i t 
Negative I f the most s i g n i f i c a n t b i t i s 1 
Zero I f a l l e i g h t b i t s are zero 
The carry f l a g i s also a f f e c t e d by the s h i f t i n s t r u c t i o n as 
d e t a i l e d i n the order code l i s t i n g i n Section 2.8. 
The store can be addressed from r e g i s t e r s 5 & 6 (Store-addressing 
r e g i s t e r and Program counter) and, i n manual mode only , from input 0. 
A store address r e g i s t e r i s provided which accepts data v i a a gate from 
each of these three sources and maintains i t s value u n t i l new data i s 
gated to i t . I n the case of semiconductor memory i t i s not necessary 
to hold the address i n t h i s way but t h i s i s another case where manual 
operation would be impossible w i t h o u t i t . 
As w e l l as being gated to the data-bus, the st o r e output i s gated 
to the ' I n s t r u c t i o n r e g i s t e r and Decoder 1 where i n s t r u c t i o n s are decoded 
i n t o one of six t e e n types. I n manual mode only , the i n s t r u c t i o n r e g i s t e r 
can be set up from the switches, input 0* 
The general o r g a n i s a t i o n of the processor i s shown i n Figure 2.1 
wh i l e P late 1 shows the general appearance and layout of the prototype 
machine. 
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Figure 2.1 Organisation of Educational Computer. 
2.8 The Order Code 
The order code as f i n a l l y implemented on the machine i s given here. 
Most i n s t r u c t i o n s are given i n Octal format but i n one or two cases 
c e r t a i n b i t s have to be s p e c i f i e d i n b i n a r y f o r complete c l a r i t y . 
Code Operation 
000 8 or 377 8 H a l t . 
lXYg Copy the content o f r e g i s t e r Y i n t o r e g i s t e r X. 
20Xg Clear r e g i s t e r X. I f X = 7 , no o p e r a t i o n . 
2IX9 Complement r e g i s t e r X. I f X = 7, no o p e r a t i o n . 
22Xg Increment r e g i s t e r X. I f X = 7, no o p e r a t i o n . 
23XB Decrement r e g i s t e r X. I f X = 7, no o p e r a t i o n . 
24X9 Add content of r e g i s t e r X to accumulator. 
Set Carry, Negative and Zero f l a g s according to 
r e s u l t . 
25X8 Subtract content o f r e g i s t e r X from accumulator. 
Set Carry, Negative and Zero f l a g s according to 
r e s u l t . 
26Xg Form l o g i c a l AND between content o f r e g i s t e r X and 
o r i g i n a l content o f accumulator. Result i n 
Accumulator. Set Negative and Zero f l a g s according 
to r e s u l t . Carry f l a g to zero. 
27X8 Form l o g i c a l OR between content o f r e g i s t e r X and 
o r i g i n a l content of accumulator. Result i n 
Accumulator. Set Negative and Zero f l a g s according 
to r e s u l t . Carry f l a g to zero. 




31X, 32X, 33Xg Reserved f o r in p u t and output i n s t r u c t i o n s . 
No oper a t i o n at present. 
34X8 Load r e g i s t e r X immediately w i t h the f o l l o w i n g 
byte o f data, (a two-byte i n s t r u c t i o n ) 
358CNZ2 (a) 354, Load the program counter w i t h the 
f o l l o w i n g byte i f the Carry f l a g i s 1. 
(b) 352, Load the program counter w i t h the 
f o l l o w i n g byte i f the Negative f l a g i s 1. 
(c) 351, Load the program counter w i t h the 
f o l l o w i n g byte i f the Zero f l a g i s 1. 
I f more than one f l a g i s s p e c i f i e d , e.g. by 355, 
the jump w i l l occur i f e i t h e r f l a g i s s e t . 
I f the s p e c i f i e d f l a g ( s ) i s not s e t , the f o l l o w i n g 
byte i s skipped. 
36gCNZ2 Load the program counter i f the s p e c i f i e d f l a g i s 
zero, otherwise the same as the previous i n s t r u c t i o n . 
370s, 371g S h i f t accumulator one b i t r i g h t or one b i t l e f t . 
I f s h i f t r i g h t , the Carry i s copied i n t o the MSB and 
the o r i g i n a l LSB i s l o s t . 
I f s h i f t l e f t , the LSB becomes zero, the MSB moves 
i n t o the Carry and the o r i g i n a l carry i s l o s t . 
OXYe With the exception o f Ha l t (000) t h i s subset i s not 
used at present and the computer i n t e r p r e t s i t as 




The hardware o f the p r o j e c t was constructed i n two phases :-
a) the d i s p l a y panel and the i n t e r f a c e during the e a r l y p a r t o f 
1974. These are shown i n plates 1 and 2. 
b) the processor u n i t i n mid-1975. This i s shown i n p l a t e 3. 
These items are described i n t h i s chapter i n the reverse order 
because the design o f the processor f o l l o w s n a t u r a l l y from the sections 
on the microprocessor 8D08 and the p r o t o t y p i n g u n i t SIM 8. 
3.1 Microprocessor 8008 
The 8008 i s a s i n g l e chip MOS 8 - b i t p a r a l l e l c e n t r a l processor 
u n i t and requires c o n t r o l l o g i c and memory to form a microcomputer 
system. The processor communicates over an 8 - b i t data and address bus 
and uses two input leads (ready and i n t e r r u p t ) and four output leads 
(So, S j , S 2 and sync) f o r c o n t r o l . Time m u l t i p l e x i n g of the data-bus 
allows c o n t r o l i n f o r m a t i o n , 1 4 - b i t addresses and data to be t r a n s m i t t e d 
between CPU and memory. 
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Plate 2. The Interfaoe Board. 
Plate 3. The Computer Board. 
The CPU contains s i x 8 - b i t data r e g i s t e r s , an 8-bit accumulator, 
two 8 - b i t temporary r e g i s t e r s , four f l a g b i t s and an 8 - b i t p a r a l l e l ALU 
which implements a d d i t i o n , s u b t r a c t i o n and l o g i c a l operations. A 
memory stack c o n t a i n i n g a 1 4 - b i t program counter and seven 1 4 - b i t words 
i s used i n t e r n a l l y t o st o r e program and sub-routine addresses. The 14-
b i t address permits d i r e c t addressing o f 16K words o f memory which may 
be any mix of RAM, ROM or S h i f t r e g i s t e r . 
The chip i s i n t e r n a l l y microprogrammed t o implement a v a r i e t y of 
i n t e r - r e g i s t e r t r a n s f e r , a r i t h m e t i c , c o n t r o l and l o g i c a l i n s t r u c t i o n s . 
Most i n s t r u c t i o n s are coded i n one byte ( 8 - b i t s ) • data immediate 
i n s t r u c t i o n s take two byt e s ; jump i n s t r u c t i o n s use three bytes. 
Operating w i t h a 500 KHz c l o c k , the sh o r t e s t i n s t r u c t i o n s take 12 uS 
f o r execution; most common i n s t r u c t i o n s take between 20 and 32 uS w h i l e 
the longest takes 44 uS. 
The i n s t r u c t i o n set consists o f 48 i n s t r u c t i o n s and i s shown i n 
Figure 3.1, a more d e t a i l e d s p e c i f i c a t i o n can be found i n the Manual 
Ref. 7. 
A l l inputs are TTL compatible and a l l outputs are Low-power TTL 
compatible. 
T y p i c a l l y , a machine cycle consists o f f i v e s t a t e s ; two sta t e s 
( T i , T 2 ) i n which addresses are output from the processor and latched 
e x t e r n a l l y , one s t a t e ( T 3 ) f o r the i n s t r u c t i o n or data f e t c h from 
memory and two sta t e s (Ti+, T 5 ) f o r the execution o f the i n s t r u c t i o n . 
I f the processor i s used w i t h slow memories, the 'ready' l i n e at l o g i c 
0 induces a 'wa i t ' s t a t e a f t e r T2 which p e r s i s t s u n t i l ready goes to 1 
and allows the processor to proceed to s t a t e T 3 . 
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MCS-8 Instruction Set 
INDEX R E G I S T E R INSTRUCTIONS 
T h e l o i d m t i r u c l i o n i d o n o l nMeci the Hag, H ip Nupt . T h e i n c i e r n e n i a n d d e c r o m a n i i n i l r u c n o n t at f e c i e l l N ip - ( lops e x c e p t the c a r r y . 
M N E M O N I C 
M I N I M U M 
S T A T E S 
R E O . U I R E O 
I N S T R U C T I O N C O D E 
D E S C R I P T I O N O F O P E R A T I O N 
M M . . , , , 151 1 1 0 0 0 S S S L o a d '«rt»j» regular i f w u h ihe content o l >i.t|t-». r e g u l a r .IJ. 
l " l . M 181 1 1 O 0 0 i l l L o a d mdsjn regitier 1 i%iiri ihe content o l n»" to<y fegutei M. LMi ITI 1 1 I I I 5 S S L o a d memory redjiiiff M *wt|h the c o m t i n o< indvn i t g n i t r 1 . 
|3>L.I 161 0 0 D D 0 1 1 0 B B B B R B B B l o a d index regular i with <U\i B . . . B . 
LMI 191 0 0 t i l 1 1. 0 
B B H U B B B B 
L o a d memory iegtiiei M w n h tUi* B . . B, 
INr Ibl 0 0 D n D 0 0 0 Incrameni ihe conieni o l index teoii iei 1 \t t A l . 
151 0 0 O D D 0 0 1 Uacrvmeni ih t content o l inotx legitiai 1 l i t A l . 
ACCUMULATOR GROUP INSTRUCTIONS 
The result ol the ALU instruction* affect all ol the flag flip-flops. The rotate instructions affect only the carry flip-flop. 
* 0 . . 15) 1 0 O u t ) S S S Add Ihe GO.iiant a l index regmei 1 . mamoiy 'eguier M oi d » u 
A U M IB) 1 0 0 0 0 1 1 1 8 . . . B 1 0 ihe accumulator. A n ovei l low (carry! t e l l ihe v m v 
AMI 111 0 0 0 0 0 1 0 0 B B B B B B B B Nip f lop. 
A C i 151 1 0 0 0 1 S S S A d d ihe conieni o l index reotuer r, m e n w y regular M. 0 1 dale A C M lei 1 0 0 0 1 1 1 1 8 . . . B to the accumulator Miih carry, A n overflow (carry . A C I I B I 0 0 0 0 1 1 0 0 
B 8 B B B B B B 
t a n iha c a n y Hip-Mop. 
S U i I S I 1 0 0 1 0 5 S S Subtract the content o l index regilter r. memory ragmai M. or 
data B . , , B horn ihe accumulator. A n underf low 1 borrow) S U M 161 1 0 a 1 0 1 1 1 
SUI 161 0 0 a 1 0 1 a 0 
S B B B B B B B 
t e n ihe c a n y flip f lop. 
SB i 151 1 0 O i l 5 S S 
SOM 161 1 0 a i i 1 1 1 Sul i i i ec i Ihe coniani o l inde* i earner ' . memm • laoit iei M, or data 
data B , . . B l i o m tha accumulator with borruav A n underflow 
Iburiowt M M iha catty Hip-Hop. 
SBI 181 0 0 O i l 1 0 0 
B B B B B B B B 
NDr 161 1 0 1 0 0 5 S S Compute ihe logical A N D o l iha con ian i o l index raginei 1 . 
memory ley inar M. or daia 8 . . . B wi th ihe accumulator . N O M 181 1 0 1 0 0 1 1 1 
NOI 181 0 0 1 0 0 1 0 0 8 B B 8 B B B S 
MRi 151 1 0 1 0 1 S S S Compute the E X C L U S I V E O R of the content o l index leojiter 
1 , mamorv regular M, or data B . . . B wi th Ihe accumulator . X H M 181 1 0 1 0 1 1 1 1 
xm 18) 0 0 1 0 1 1 0 0 8 8 B B B 8 8 8 
O R i 161 1 0 1 1 0 S S S Compute the I N C L U S I V E O R o l the content o l index regiitet 
r. memory reenter m, or data B . . . B wi th Iha accumulator . O R M 161 1 0 1 1 0 1 1 1 001 181 0 0 1 1 0 1 0 0 B B B B B B B B 
C d I S I 1 0 1 1 1 S S S Compare Ihe c o n i a n i of index reguter r, f rame* V regular M, 
or da ia B . . . B with the accumulator . The content o l the 
accumulatoi i i unchanged. 
C P M 181 1 0 1 1 1 1 1 1 CPI 181 0 0 1 1 1 1 0 0 B B 8 B B B B B 
R L C 161 0 0 0 0 0 0 1 0 Rotate ihe content o l Ihe accumulator belt. 
R R C 161 0 0 0 0 1 0 1 0 R o t e i e the content a t iha accumulaior right. R A L 161 0 0 0 1 0 0 1 0 Rotate iha content o l the^accumulator lef l through iha carry. R A R 161 0 0 0 1 1 0 1 0 Rotate the content of the accumulator fight through ihe carry . 
PROGRAM COUNTER AND S T A C K C O N T R O L INSTRUCTIONS 
>«>JMf l l l l 0 1 X X X 100 
B2 B j B } B ? B ] 838382 
X X 83836] B3B3B3 
Uncondit ional ly |ump to memory a d d r e n B3 . . . B3B7 . . . B j . 
l « J F c I S or 1 I I 0 1 0 C * C3 0 0 0 
B7 8] 838383 878)83 
X X 838363 836383 
J u m p l a memory adrJraii B3 . . . B j B j . . . 8 j if iha condit ion 
f l ip-Hop c it tales. Oinatvwta, execute the next lu i i iuc t ton in u q u a n c a . 
J T c ( B O r 111 0 1 1 C4C3 0 0 0 
83 6j B j Bj B j B3 B j B j 
X X 838383 838383 
J u m p lb memory a d d r a n B3 . . . B3B2 . . . 8 j •• the condit ion 
l l lp-flop c i i i rue. O lharwi ia . aaacu ie [he n a i l i n n * u c l i o n in aaauence. 
C A L (11) 0 1 X X X 1 1 0 
B j B j B j B j B j B ? B j B j 
X X 838383 838383 
Uncondinone l ly cell the lubroutine at memory a d d i e u 83 . . . 
B j f l j . . . B j . Sewa iha currant e d d r e u 1 u p one letrai m the • l e c k i . 
C F c (9 or 11) 0 1 0 C4C3 0 1 0 
B j 83 B j B j B j B j B j B j 
X X B3BJB3 B3B3B3 
Cal l iha uibrout ina at mamory o d d i e n B3 . . . B3B} . . . B j if the 
condl l ion Hip-Hop c lalea. and MW* Ihe current e d d t e u (up one 
level in irw Hack . ) O lhe tw ie j , execute Ihe neat in i l ruc l ion in MQuenof. 
C T c IB or l i t 0 1 1 C4C3 0 1 0 
B j B7 BJ 87 B j B j B j 
X X ' B383B3 83B3B3 
Cal l the luutout lne at memory eddrats B3 . . . B38J . . . B j if the 
eundl l ion i j i p - l l o p c i i true, and ia«a the cur tent a d d r e u (up one 
lavel in the i l a c h l . O iha iw i te . a«ecuta the n a n u n d u e l ion in sequence. 
N E T 15) 0 0 X X X 1 1 1 inr^fwfii.nn-My rf.yr- Idavtr. aw (svt! in its itaAi. 
R F c 13 or 51 0 0 0 C4C3 O i l Return (down one level in the i tach l <t the condit ion l l ip- l lop c i i 
la lss. Otharwite . execute the neat imi ruct ion in eaquenca. 
R T c 13 or SI 0 0 1 C4C3 0 1 1 l e i u r n (down one leval in the i teca ) if the c o n d m o n Hip-Hop c <• 
rue, OtheriMiH, eaecu ie the ne>l m m u c l i o n m Miiuanot. 
HS1 Ibl 0 0 A A A 1 0 1 Call the Mibtoutina a l memory edd teu AAAOOO lup ona level in ine i t ack l . 
INPUT /OUTPUT INSTRUCTIONS 
INP (81 0 1 0 0 M M M 1 Reed (ha content o l the aalected mpu i P O M WMM1 tAlo the 
•ccumulaiOf . 
O U T (6) 0 1 R U M M M 1 •Vnte ihe m n i e n l 0 ' the eccumuleio i mto the le lected nutpui 
port I R H M M M . H R t 001. 
MACHINE INSTRUCTION 
ML I 141 0 0 0 0 0 0 0 * [ i n t e r iha S1OPPC0 ne ie and le inam i h a n until interrupted, 
H L T (41 1 1 1 1 1 1 1 1 I fcn i t i Iha S I O P P E f ) H a l t m i l 1 amain ihere until m i e r i u p i e d . 
N O T E S : 
( I I S S S • 5ou ice Indea Hagii iai I T h a u l a g n t e n . r,. aia a e i i y i a i a d A U t c u m u i a i w 0001. * 
O U t J - OetiMiation Inde - Herjrtiai j BtOOI I . C t O l O ) . O t O t l l . t l l O O ) . HH011. I 11101. B j 
171 Meniory regular* era eddieiaed by lhe l u m e n i , o l l ag i t i en M ft L. fl| 
13) Aditi i ionel I tyiai o l in i i i uc i ion eia dengnaied by B B B B B B B B . 
14) X - Don i C a i e " . 
(6) Flag flip l l o p i are delined bv C 4 C 3 ta<>» 100-oveiHon u< u imtt l loml , / n u 101 reiwii '• ra io l . ngn I Ml MSB ol i e iu i i >i 
uaniy l l l pe ' i l y 11 M n l 
Figure 3 . 1 . I n s t ruc t ion Get of Mi roprocessor 3008. 
(Reproduced v;ith permission of I n t e l Corporation (UK) L t d . ) 
When a 'Ha l t ' i n s t ruc t ion is received, the processor enters the 
'stopped' state a f t e r T 3 . The only escape from this state is by 
appl icat ion of the in te r rup t signal which causes the processor to enter 
the T j j s ta te . This is an a l te rna t ive to T j i n which the lower eight 
b i t s of the address are sent out as usual but the program counter is 
not incremented, thus, i n the absence of any special arrangement the 
in s t ruc t ion fo l lowing the ha l t w i l l be obeyed twice, consequently i t i s 
normally a no-operation i n s t r u c t i o n . 
Being an MOS device, the 8008 is f a i r l y slow and output signals 
can be delayed by up to 1.1 yS from the i n i t i a t i n g change. The complete 
t iming diagram and t iming tolerances are shown in Figure 3.2. 
With reference to the t iming diagram, the fo l lowing observations 
can be made:-
a) Each state of the microprocessor i s s p l i t in to two par t s , the f i r s t 
i n which sync = 1, the second where sync = 0. The sync t r a n s i t i o n 
is i n i t i a t e d by the t r a i l i n g edge of (f>2 and occurs a f t e r a delay 
t g D which may be as long as 700 nS. The pulses ^ and which 
occur i n the f i r s t part of the cycle are designated (Jm and $21 
respect ively, those i n the second part are <ji^2 a nd $22' ^ue t o 
the sync delay, the sync t r a n s i t i o n may occur during the pulse 
and therefore i t is not possible to d is t inguish simply between |<< 
and $\2- In the case of (j>2 the combinations <j,2.sync, (j)2.sync allow 
this d i s t i n c t i o n . 
b) Data i s placed on the output l ines by the t r a i l i n g edge of and 
removed by i j > 2 2 . I t could be latched by ei ther < j ) 1 2 or < j > 2 2 i but 
because <J>22 is the more easi ly derived i t is used. Thus both high 
and low addresses are latched by <f>22 , the d i s t i n c t i o n between them 
being made by Tj and T 2 respect ively . 
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TIMING DIAGRAM 
<DI 171 FA 
• '01 <01 
F=\ FA FA 
'ID 
/ \ 
- . | >a • - " • H - « | 
S V H C 
'01 
D A T A B U S 
L I N E S 
4 — • r*~ r* 'DI> H 3 D A T A O U T A D D R E S S O U T I n n » I n n 
9 
52 
S T A T E 
L I N E S 
RW 
ii MD R E A O V t 
I 
Notei: 1. READY line mull ba st "O"' prior to »9 j of T 2 to guarantee entry into the W A I T itste. 3. INTERRUPT lint muit not change levels within 200m (max.) of lulling edge ol «| 
A.C. CHARACTERISTICS 
T A = 0°C to 70°C; V c c = +5V ±5%. V D 0 = - 9 V ±5%. All measurements are referenced to 1.5V levels. 
SYMBOL PARAMETER 
8008 8008-1 
UNIT TEST CONDITIONS 
LIMITS LIMITS 
MIN. MAX. MIN. MAX. 
' C Y CLOCK PERIOD 2 3 1.25 3 MS t H . t F = 50ns 
CLOCK RISE AND F A L L TIMES 50 50 ns 
'01 PULSE WIDTH OF 0, .70 .35 MS 
102 PULSE WIOTH OF 0 2 .55 .35 Ms 
«0t CLOCK DELAY FROM FALLING 
EDGE OF 0 , TO FALLING EDGE 
O F 0 j 
.90 1.1 1.1 MS 
'D2 CLOCK DELAY FROM 0 2 TO 0 , .40 .35 MS 
'03 CLOCK DELAY FROM 0 , TO 0 2 .20 .20 MS 
' D D 
DATA OUT DELAY 1.0 1.0 MS C L = lOOpF 
• O H HOLD I'lMt FOR DATA BUS OUT .10 .10 M> 
« I H HOLD TIME FOR DATA IN Ml Ml MS 
*SD SYNC OUT DELAY .70 .70 MS C L = lOOpF 
'St STATE OUT D E L A Y (ALL STATES 
EXCEPT T1 AND T i l l 1 2 1 
1.1 1.1 MS C L = lOOpF 
«S2 STATE OUT DELAY (STATES 
T1 AND T i l ) 
1.0 1.0 MS C L = lOOpF 
' R W 
PULSE WIDTH OF READY DURING 
0 2 2 TO ENTER T3 STATE 
.35 .35 MS 
* R D 
READY DELAY TO ENTER WAIT 
STATE 
.20 .20 MS 
• I H M I N - < S D
 U > •* <ha I N T E R R U P T ii not uied. all itatei hava th* tame output delav. t. 
Figure 3-2. Timing Diagram of Microprocessor 8008. 
(Reproduced with permission of I n t e l Corporation (UK) L t d . ) 
c) Data in to the processor must be present before the t r a i l i n g edge 
of <f>u i n state T 3 . Due to the state out delay t this edge can 
s l 
occur before T3 can be recognised. An extra state must therefore 
be generated ( T ^ ) which is i n i t i a t e d by the t r a i l i n g edge of $22 
i n T2 and terminated by sync of T 3 . This state bridges any wai t 
that occurs between T2 and T3 and gates e i ther memory or input 
data to the microprocessor. 
d) The in te r rup t l i ne must not change w i t h i n 200 nS of the t r a i l i n g 
edge of (J>i. Since the in te r rup t request may occur at any time i t 
i s necessary to hold i t u n t i l an appropriate time, apply i t to the 
in te r rup t l i n e and then to cancel i t a f t e r i t has been recognised. 
3.2 Prototyping Unit SIM 8 
This un i t was designed by I n t e l wi th the aim of providing a l l the 
features that would be needed by a prospective user of the 8008. The 
c i r c u i t diagram and layout can be found i n the User Manual, Ref. 7 
I t provides 1 K of RAM using page addresses OIOq to 013s, space 
fo r 2 K of PROM type 8702 using page addresses 000 to 007e, two input 
and one in te r rup t port ready multiplexed and four output ports ready 
latched. An in ter face is provided fo r a teletype so that program can 
be loaded i n to RAM from keyboard or paper tape. 
A comprehensive range of signals including high and low address 
lines, memory input and output data l i n e s , processor s ta te , clock and 
sync l ines are available from the board f o r use i n specialised 
applications and were used f o r developing the in ter face uni t and program 
before the processor board was constructed. 
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3.3 The processor unit 
The SIM8 uni t provides many features which arc- not necessary in 
the present appl icat ion and since i t was designed during 1972 i t would 
be surpr i s ing i f the parts-count could not be reduced by using 
integrated c i r c u i t s which have become available since that time. Both 
of these avenues have been explored i n the design of the uni t to be 
described. 
Diagrams relevant to this section are f igures 3.3 to 3 . f i . 
Figure 3.3 shows the layout of the uni t and i t s connectors and assigns 
reference numbers pref ixed wi th B to a l l integrated c i r c u i t s . These 
references are also given wh<?re appropriate i n the other diagrams so 
that the locat ion of any funct ional uni t can quickly be found. 
Data flow w i t h i n the uni t is shown in ""igure 3.4. Data is 
supplied to the 8008 via the ' input data-bus' and data output from the 
8008 flows via the huffier to the 'output data-bus.' Pin numbers used 
by a l l the buses shown on this diagram are given i n the table of 
Figure 3.5. The important unit f o r t ransmit t inp data to and from the 
8008 is the I n t e l uni t 8212 and th is is shown in greater r e t a i l i n 
Figure 3.6. Basically i t i s an 8-bi t latch wi th t r i - s t a t e gated output 
and four control l i r . es . I t s t ru th rnble i s : -
Control inputs p Q / i * • £ A 0*^0 T 3-t" 1 G ' ! 
Write i n to latches 
DS1 DP 2 
( 1 V V 
or ( 
( X 0 1 
( 0 X X 
( 
( 1 0 1 






S O C K E T \ r 4^ 3 O C K t T 





P 8101 6 2 t> 8702 85 
b 87 02 
8^ 






5 7 O M S B 











L t b O STOP 
L.£fcO WAIT 
b D7400 b 7 * 2 0 
8/3 8>+ 
Q Tis 
b 7 * 7 * b 8Z05" 
e/s- 8l(, an 
8008 *j 
/ 3 / 8 
b Uoz 
6 / 1 
b «76o2 
>7<*/32 5 7 * 7 0 1 74</a/ 3 / + o o D7«OC> Q STEP 
81/ 6-21 131<- -31S" 
5 2 . 














-n 2 °° 
J m ro 
5 0 ro 
2 •< e. 
_ 0 0 
^ z ro O x _» 


































•n o m 
ID 2 3 

















T | —> 
3 ^ J ) 
1£ 




S r ro 
o O — s ^ 
M M - . 
* •» 
^ a x (Ti O > ~n m H 
.3 








V' ?• « 














ro c + 3 O 
co oo co 
-» —i ro 
O C5 -» 





G J ro Ov 
i\> -» Co 
r\) - 1 
O 
ro w -> 
V J I V O —1 
O A CO v^i 
->• PO 
















co co co co 
-» -» - J ro 
O O O -» 
- 1 -» ro ro 
ti l 
•a 
W bd l i ti) 
I O -fj. w 
I G; — J 
0 \ ~ J \ D 
O I C O O N 
IO I v j Co 
r* - » I O 
-P* I o o 
o-\ i - j ro 
s* ? §» 
01 c+ 
c+ 








GO CO Co CO CO -» iki ro ro 
O O -» -» -» 
-» -» ro ro ro 
W W oJ bd bJ 
-» ro -» Co vD o 
I \ 0 L-J G ; -1-= 
I -> \JI ...I C . 
I —1 - J CO 
I vji \a \Q O 
v l J I " \ 0 \ VJ'i 
I l.O CO 
G ^ I 
r.i I \ J - » 
Iv j l\J (\J 
•J I I (\j Ki -» 
U M e P 3 rJ- (0 !/l CT 'O 













TJ O o M 





Co CO OO CO 
IO 
—k 
ro 8 ro To co 
tad bd bd bd 
vo —^ — ^ — » i 'J GO td 
.•J" 
^0 




• -•1 CO ro i-j 
O o 
- J r:o C o — J G> 3 o 
LL
 
o — * — * 




v.n •J) M 
>-3 
_» V @ 
i_o - J G \ bd 
W 
lo — i —» 
O vO — J 
ro !'..> I'O 
lo — f c l\J C3 
_ _ i 
P I N . 
I I S I P . 
2 np 
1 DSt 
13 DS 2 
3 DI, 
s DTg. 
7 D I 3 
9 DI 4 
(6 DU 
/8 DU 
ZO D I 7 
22 D I 8 
/<* CLR • 

















- ! > + - DO, a 
DOj 8 
I J > 4 - D O 5 1 b" 
D 0 6 1 7 




Par t - c i cu i t of I n t e l 
Unit 8212 and Symbol. 
INPUT 




The units 1 and 2, input and memory ports respect ively, hav(i Ml) = 0, 
STB = 1 , so that the latches cont inual ly fol low the input data and when 
i t i s required that this data be applied to the Input data-bus, the 
appropriate device is selected by DS1 = 0, T)S2 = 1. 
The uni t 3 i s simply used as a b u f f e r and the control inputs 
accordingly are'MD = 1,'DSl = 0, DS2 = 1, STB - X. 
Units 4 and 5 have the i r outputs permanently enabled while la tching 
the inputs at the appropriate times, therefore MI) = 1, STB = X, DS2 = 
$21 and DS1 • T\ f o r uni t 4 , Y 2 f o r uni t 5. 
The outputs of the address latches and the data b u f f e r are fed to 
the memory and the in terface u n i t . The arrangement of the memory i s 
shown i n Figure 3.7. Certain of the high-address l ines are decoded to 
select the memory chips and because only four pages of ROM, one page 
of RAM and one page of s h i f t - r e g i s t e r ( i n the in te r face) are required, 
only the three least s i g n i f i c a n t b i t s need be decoded. However, the 
RAM used i n development had been page 013 i n the SIM 8 and this 
character had already been w r i t t e n in to ROM, furthermore, decoding f o r 
X77 (the s h i f t - r e g i s t e r page) was included i n the i n t e r f ace . Therefore 
to maintain compat ib i l i ty between SIM8 and the processor, b i t s 1, 2 and 
4 were used as inputs to the 3-l ine decoder, b i t 3 was applied to an 
Enab 1 G i_nput. The resul t is that addresses 0, 1, -2, 3 are deco ded 
d i r e c t l y , 013 appears as output 7 and X77 disables the decoder while 
enabling the s h i f t - r e g i s t e r . A l l the memory chips have t r i - s t a t e out-
put gates so that the chip-select signals simply enable these gates and 
impose the corresponding data on the memory data-bus. 
The control logic of the system is shown i n Figure 3.8. The out-
puts are a l l down the r i gh t hand s ide. Considering these i n sequence:-
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The Clock signals are generated hy two dual retr iggerahle mono-
stables type 9602, the pulse widths are preset by p a r a l l e l i n g sui table 
r e s i s to r s . This c i r c u i t i s i den t i c a l to that used i n the SIM 8 u n i t . 
Units B8, BIO (High and low address latches) are latched by 
applied to DS2 and Ti , T*2 to DS1 as already explained. The state 
signals are obtained from the 3-l ine decoder B17, type 8205. The sync 
output of the microprocessor i s the only one requir ing a b u f f e r and 
rather than introduce a low-power T .T .L . inver ter w i th l i m i t e d fan-out , 
an emi t te r - fo l lower w i t h standard T . T . L . was used. 
The need f o r the br idg ing state T3 A was explained i n section 3 . 1 . 
I t i s provided by a D-type f l i p - f l o p clocked to 1 at 4>22 °f "^2 o n flH 
except wr i t e cycles. The expression f o r the clock pulse i s : -
<|>2.sync.T2 .DO7.D0B 
which goes high on the t r a i l i n g edge of Q22 • "^3^ *-s reset by T3«sync 
i . e . at the end of the f i r s t part of T 3 . 
Tj^ enables DS2 of both the input and memory por t s , DS1 i s used to 
discriminate between them. On a memory-read cycle when DOyDOg = OX, 
DS1 of the memory port ( B l l ) i s enabled; on an input cycle when DOyDOg 
= 10, DS1 of the input port (B12) i s enabled. 
When data i s to be w r i t t e n to s tore , the W/R l ines are enabled by 
the A-input gate Bi5 which presets the D-type f l i p - f l o p when 
P07.D08.T3.sync.(f>2 = 1 
i . e . the <j>2i pulse? of T3 i n a l'CW cycle. 
The f l i p - f l o p is reset by the fo l lowing <ti?2 pulse applied to the 
clock input . 
The 'ready* l ine of the 8008 is control led by the in ter face when 
the Wait/Run switch i s i n the Run p o s i t i o n . Otherwise the ' s tep ' 
switch applies a 5 pS pulse to the ready l ine when i t coincides wi th 
the in ter face also being ready. 
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Figure 3.8. Control Logic of Computer Board. 
An in te r rup t can be applied to the processor manually, fo r program 
development purposes or au tomat ica l ly , for s t a r t i n g under normal 
condit ions. A clock pulse i s applied i n both cases to the f i r s t D-type, 
the second i s then set by the fo l lowing sync pulse and applies the 
i n t e r r u p t . This arrangement meets the t iming requirement of the 
i n t e r rup t given i n the t iming chart , Figure 3.2. Both f l i p - f l o p s are 
reset when the in t e r rup t i s recognised and the processor enters state T 2 . 
3.A The Interface 
Diagrams r e l a t i n g to the in ter face are Figures 3.9 - 3.16. 
Figure 3.9 shows the layout of the board and i t s connectors and assigns 
reference numbers pref ixed by C to a l l the integrated c i r c u i t s . These 
numbers are also shown i n the other diagrams and enable func t iona l 
elements to be quickly located. 
The general organisation of the in ter face is shown i n Figure 3.10; 
data to be displayed on the panel i s stored i n a 32-bit s h i f t - r e g i s t e r , 
eight b i t s wide. Normally the s h i f t - r e g i s t e r recirculates and as each 
word of eight b i t s appears at the output i t controls the b i t - l i n e s of 
the LED matrix (Figure 3.12) v ia the B i t Drivers (Figure 3.15) while a 
5 -b i t binary counter which i s keeping track of the s h i f t - r e g i s t e r 
energises the appropriate word l i n e . Not a l l of the 32 locations of 
the s h i f t - r e g i s t e r are needed f o r display and sore of these non-display 
locations are used as ordinary memory locations w i t h i n the program. 
When access to the s h i f t - r e g i s t e r f o r read or wr i t e i s needed, the 
processor i s forced in to a wait state u n t i l the correct loca t ion i s 
reached. 
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Figure 3.12. Panel Display M a t r i x . 
The s h i f t - r e g i s t e r i s shown i n greater d e t a i l i n Figure 3.11: i t 
i s c o n t r o l l e d by three s i g n a l s generated i n the l o g i c u n i t (Figure 3.13) 
which are cl o c k , w r i t e / r e c i r c u l a t e and output gate enable. The output 
of the MOS s h i f t - r e g i s t e r i s only able to d r i v e a s i n g l e T.T.L. load so 
i t i s b u f f e r e d by the SN7417 u n i t s which d r i v e i n t u r n the B i t d r i v e 
a m p l i f i e r s and the t r i - s t a t e gates SN74125. When the high address X77 
i s l a t c h e d , the gate C23 enables the t r i - s t a t e gates and imposes the 
s h i f t - r e g i s t e r output on the memory data-bus. 
The l o g i c c o n t r o l u n i t , Figure 3.13, performs several f u n c t i o n s ; 
t a k i n g them from the top:-
The f i r s t two items are connected w i t h the Switch M a t r i x shown i n 
Figure 3.14. When the processor 8008 executes an inpu t i n s t r u c t i o n 
i t outputs the accumulator contents at time T j and t h i s i s hel d by 
the low address l a t c h , the p e r i p h e r a l address i s h e l d by the high 
address l a t c h . By decoding four b i t s o f the. low address, a s i n g l e 
p e r i p h e r a l address can be mul t i p l e x e d s i x t e e n ways. The u n i t 
SN74159 performs t h i s f u n c t i o n , the outputs each p u l l i n g one of 
the word l i n e s to e a r t h . I f a push-button connected to the earthed 
l i n e i s operated, the corresponding b i t l i n e i s earthed w h i l e the 
re s t remain h i g h . The. s i g n a l s from the b i t - l i n e s are i n v e r t e d i n 
*-» ••**-! #- r» C VIT /, / . «M A «nr* 1 •* o J *-rs *-V« s> * *~« «•>«• f- *^ f V i *s f ft*>rtl o 
L I I d L U L L L- O t J i * /*+».» H c i i l u CI ' i . -L *— VI L. <J 1.1 1 A. Ll.y/ <_lL 1 L I i l l C l _ O A. 
switches at the top of Figure 3.14 must be gated to the b i t l i n e s 
because they operate simultaneously and f o r long periods. The 
e f f e c t i s to connect several b i t l i n e s together. 
The counter keeping track o f the s h i f t r e g i s t e r consists of the D-
type SN7474 and the 4 - b i t binary counter SN7493. The LSB of the 
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gate C24, the r e s u l t being applied to the A = H cascading i n p u t of 
the 4 - h i t b inary comparator SN74R5 which cotrp.-iro-s the remaining 
four b i t s . The ready l i n e of the 8008 i s enabled when e q u a l i t y i s 
i n d i c a t e d by the SN7485 o r by $22 when the high address i s other 
than X77. 
Access to the s h i f t r e g i s t e r may be summarised:-
a) High address X77 i s output at T 2 time, ready i s disabled 
and the s h i f t r e g i s t e r assumes c o n t r o l of the memory 
data-bus, 
b) S h i f t r e g i s t e r and counter are clocked u n t i l e q u a l i t y 
between counter and low address i s reached, ready l i n e 
i s enabled. 
c) Processor enters T 3 , accepting data from, the s h i f t 
r e g i s t e r on a read cycle. On a w r i t e cycle the W/R 
si g n a l i s generated and together w i t h high address X77 
t h i s switches the s h i f t r e g i s t e r t o ' w r i t e . ' 
The f i v e outputs of the counter are fed to two '4 to 16 l i n e 
decoders' SN74159 which energise the word l i n e s o f the LED m a t r i x , 
Figure 3.12j v i a the 'word l i n e d r i v e r s ' Figure 3.16. 
Outputs corresponding to l o c a t i o n s i n the s h i f t r e g i s t e r which are 
not to be displayed are wire-ORed and used to disable the output 
gate of the s h i f t r e g i s t e r except when read/write access i s 
required. The 1..FD d i s p l a y m a t r i x operates hy one of the word l i n e s 
being held high w h i l e one or more of the b i t l i n e s go low, thus 
e n e r g i s i n g the I.EDs at the i n t e r s e c t i o n s . The word and b i t d r i v e r s 
must be synchronised i f c r o s s t a l k between adjacent words of the 
display i s to be avoided. Three measures have been adopted to 
minimise such c r o s s t a l k :-
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a) The clocks o f the counter and the ( r e l a t i v e l y ) slow s h i f t 
r e g i s t e r were o f f s e t by about 300 nS by means of the tvo 
monostables C4 , C9, i n order t o synchronise t h e i r output 
t r a n s i t i o n s . 
b) The word d r i v e r s were disabled f o r about 500 nS f o l l o w i n g 
the clock pulse of the counter i n order to allow the charge 
stored i n the output t r a n s i s t o r of the word d r i v e a m p l i f i e r 
to decay. 
c) The h i t d r i v e r s were set to zero on non-display l o c a t i o n s by 
c o n t r o l l i n g the output gate o f the s h i f t r e g i s t e r as 
explained e a r l i e r . 
By these means, c r o s s t a l k i n the prototype was reduced t o an 
acceptable degree but i t i s f e l t t h a t the r e a l s o l u t i o n l i e s i n 
the use of a s h i f t r e g i s t e r and counter of comparable speed and a 
f a s t e r power t r a n s i s t o r i n the output stage of the word l i n e 




The Program of the Microprocessor 
4.1 General 
The complete l i s t i n g o f the program w i t h addresses and comments i s 
given i n Appendix 1. The d e s c r i p t i o n given i n t h i s chapter e s s e n t i a l l y 
r e f e r s to flow diagrams on which l a b e l s and addresses used i n the 
program are given wherever necessary. 
The program breaks down i n t o three major f u n c t i o n a l p a r t s : -
a) The Mode-selection s e c t i o n which determines mode and speed of 
o p e r a t i o n , s t a r t i n g and stopping. This i s described i n 
Section 4.2, 
b) Manual oper a t i o n s e c t i o n , c o n s i s t i n g of a series of sub-
routines which service the various panel push-buttons. 
These sub-routines are also used by the microprogram s e c t i o n 
wherever i t i s most economical to do so. This s e c t i o n i s 
described i n 4.3. 
c) The Microprogram which determines the step by step operation 
when executing i n s t r u c t i o n s . This i s described i n Section 4.4. 
- 32 -
Labels user) i n the program were intended to he meaningful b u t , 
i n e v i t a b l y , mnemonics are more meaningful to t h e i r i n v e n t o r than anyone 
els e . The f o l l o w i n g p o i n t s may be h e l p f u l : -
a) The program counter i s c a l l e d C i n some of the o l d e r p a r t s of 
the program, e.g. INCC i s a l a b e l meaning Increment G or 
Increment PC. 
b) The store-addressing r e g i s t e r 5 i s r e f e r r e d to as F. e.g. 
XFRF = t r a n s f e r F. 
c) The input switch r e g i s t e r was c a l l e d K. e.g. RDK = Read K. 
Useful constants i n the program are OOOg and 377g, the former i s 
kept i n r e g i s t e r C but does not s t e r i l i s e i t because i t can s t i l l be 
used f o r counts and delays which have a f i n a l value of zero. Constant 
377 i s h e l d i n r e g i s t e r H where i t provides the high address f o r the 
s h i f t r e g i s t e r i n the i n t e r f a c e . I t only needs to be changed i n two 
cases; (a) when reading from F.AM. i n the sub-routine INSTOR and (b) 
when loading RAM i n the sub-routine LDSTOR. The high address i n these 
cases i s 013. 
The processor board does not decode the i n p u t address and therefore 
any INP i n s t r u c t i o n enables the i n p u t p o r t : however, i n order to main-
t a i n c o m p a t i b i l i t y w i t h the SIM 8 u n i t , i n p u t address I i s used through-
out. P r i o r to the INP i n s t r u c t i o n being used i t i s necessary to load 
the accumulator w i t h the proper code to s e l e c t the required i n p u t 
switches. The codes and the switches they s e l e c t are:-
Code ( o c t a l ) Switches selected 
000 Clear, complement, increment, decrement. 
001 Register switches on lower console. 
002 Mode s e l e c t o r . 
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Code ( o c t a l ) Switches selected 
003 Speed s e l e c t o r . 
004 Bus to r e g i s t e r gates. 
005 Accumulator and Bus to ALU gates. 
006 ALU f u n c t i o n s . 
007 Register to Bus gates. 
010 Input 0 to Bus gate. 
O i l Store address source gates. 
012 I n s t r u c t i o n source gates. 
013 S t a r t and Stop. 
014 ALU r e s u l t t o acc. gate, s h i f t r i g h t , l e f t . 
017 Input 0 (toggle switch s e t t i n g s ) 
This t a b l e may a l t e r n a t i v e l y be deduced from Figure 3.14. 
The f u n c t i o n s stored i n the 32 words of the s h i f t r e g i s t e r are:-
Location ( o c t a l ) Function stored 
000 Accumulator content. 
001 Temp, store used i n PANEL and DOBIT sub-routines. 
002 Content of r e g i s t e r 1. 
003 Temp, store f o r PANEL sub-routine. 
004 Content of r e g i s t e r 2. 
005 Temp, store f o r PANEL sub-routine. 
006 Content of r e g i s t e r 3. 
007 Spare. 
010 Content of r e g i s t e r 4. 
o n Spare. 
012 Content of r e g i s t e r 5. 
013 Temp, store f o r ST/ST (S t a r t / s t o p ) sub-routine. 
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Location ( o c t a l ) Function stored 
014 Content of r e g i s t e r 6 (Program coun t e r ) . 
015 Spare. 
016 Temp, store f o r OP0NA sub-routine. 
017 Accumulator to ALU gate i n d i c a t o r . 
020 ALU r e s u l t and also temp, store i n LOGIC sub-
r o u t i n e . 
021 Temp, store i n LOGIC sub-routine. 
022 Content of store address r e g i s t e r . 
023 Spare. 
024 Content of i n s t r u c t i o n r e g i s t e r . 
025 Spare. 
026 Register to Bus gate i n d i c a t o r s . 
027 Bus t o r e g i s t e r gate i n d i c a t o r s . 
030 ALU t o acc. gate, s h i f t l e f t , s h i f t r i g h t 
i n d i c a t o r s . 
031 ALU f u n c t i o n i n d i c a t o r . 
032 ALU f l a g s . 
033 Store address source gate i n d i c a t o r s . 
034 I n s t r u c t i o n decoder i n d i c a t o r . ( I n s t ' n s 0,1,3.) 
035 I n s t r u c t i o n decoder i n d i c a t o r . ( I n s t ' n s 2) 
036 I n s t r u c t i o n source gate i n d i c a t o r s . 
037 Processor s t a t e i n d i c a t o r . 
While the l o c a t i o n s given here have been s p e c i f i e d i n the range 0 
to 37, the hardware does not decode the three most s i g n i f i c a n t b i t s so 
that each l o c a t i o n can be addressed by e i g h t d i f f e r e n t characters. I t 
i s convenient to address 037 by 377 f o r example. Not a l l the b i t s are 
used i n every l o c a t i o n , the ac t u a l usage may be deduced from Figure 3.12. 
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4.2 Mode of operation 
The f l o w chart of t h i s s e c t i o n of the program i s shown i n Figure 
4.1. The machine has four modes of op e r a t i o n which are selected by a 
four p o s i t i o n mode s e l e c t o r s w i t c h , v i z : -
Manual i n which the machine responds to a l l the push-
buttons on the panel and lower console. 
One-bit i n which the machine executes one step of the 
cur r e n t i n s t r u c t i o n when the s t a r t b u t t o n i s 
pressed. 
O n e - i n s t r u c t i o n i n which a complete i n s t r u c t i o n i s executed 
step by step f o l l o w i n g o p e r a t i o n of the s t a r t 
b u t t o n . Operation may be frozen at an i n t e r -
mediate step by h o l d i n g down the stop b u t t o n . 
Continuous when the machine takes sequential i n s t r u c t i o n s 
from store and obeys them u n t i l such time as the 
stop button i s pressed or a h a l t i n s t r u c t i o n i s 
obeyed. 
I n a l l except the manual mode, the machine must stop at the end of 
an i n s t r u c t i o n i n a s p e c i a l s t a t e i n which the panel push-buttons are 
operative as they are i n the manual mode. I n the l a s t two modes the 
r a t e at which the microprogram i s executed i s v a r i a b l e from about two 
seconds per step to about 10 mS per step. 
The f l o w c h a r t c o n s i s t s b a s i c a l l y of a loop i n which one micro-
i n s t r u c t i o n i s executed on each t r a v e r s e . Entry to the loop i s only 
gained i f the mode i s not manual and i f the s t a r t b u t t o n has been 
operated; o p e r a t i o n w i t h i n the loop depends on the mode selec t e d , the 
s t a t e of s t a r t and stop buttons and the processor s t a t e i n d i c a t o r . E x i t 
from the loop i s always to the manual mode of op e r a t i o n . 
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N 
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opera t i o n D 0000 
i . e . START. 
Figure 4«1 Flowchart f o r Mode Se l e c t i o n . 
4.3 Manual operation 
This p a r t of the program s t a r t s at l i n e 000 of page 000; the 
i n i t i a l c o n d i t i o n s H = 377, C = 000, processor s t a t e - 001 are set up 
and then a series of sub-routines are c a l l e d . These are:-
PANEL services the switches of the lower console. 
DOUT (Data OUT) services the r e g i s t e r to bus gate switches. 
DIN (Data IN) services the bus to r e g i s t e r gate switches. 
0PONA (OPerate ON Acc) services accumulator operations. 
LOGIC services the ALU. 
INSTN (INSTructioN) services the i n s t r u c t i o n source gate switches 
DECODI (DECODe I n s t r u c t i o n ) decodes the i n s t r u c t i o n r e g i s t e r . 
STGATE (STore GATEs) services the store address gate switches. 
These sub-routines are considered i n t u r n : -
4.3.1 PANEL 
The flow chart i s shown i n Figure 4.2. 
Two sets of switches are in v o l v e d , the four r e g i s t e r f u n c t i o n 
switches and the seven r e g i s t e r s e l e c t o r s . I n order to e l i m i n a t e the 
e f f e c t of switch bounce, both sets of switches are ignored unless, 
successive samples have i d e n t i c a l non-zero values. 
Of the f u n c t i o n s e l e c t o r s (Clear, complement et c . ) only one should 
be operated at any one time. This requirement f r e q u e n t l y occurs i n the 
manual mode of opera t i o n and the sub-routine 0NLY1 i s designed to deal 
w i t h i t . This sub-routine counts the number of operated switches i n the 
sample and re t u r n s c o n t r o l t o the c a l l i n g program i f the r e s u l t i s u n i t y , 
otherwise i t causes lamps associated w i t h the operated switches to f l a s h 
once before r e t u r n i n g to the s t a r t of the manual sequence. This cycle 
i s repeated f o r so long as two or more switches i n the group are 
operated and the lamps f l a s h continuously d u r i n g t h i s time. 
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PANEL "> 0:2/10 
Sample f u n c t i o n 
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Only 1 ? 
Y 
Sample r e g i s t e r 
switches. L=003. 
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OPREG ® 030 
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t o he onsrated cn y 
note them w i t h old 
i n 005. 
L Use 'OP' t o perform 
operation. 
fcUr VI1 done 
Return 
-+> START "3 0 0 0 0 . 
c l r m Q 0 3 2 0 . 
Clear 0 0 ? 
Clear 0 0 3 
L = 0 0 1 • 
SETM2 3 0 3 3 0 . 
Store sample i n M. 
Re tu r n 
Figure 4 . 2 . Flowchart f o r subroutine ' P A N E L 1 
In the case of the f u n c t i o n s e l e c t o r s there are no lamps 
associated w i t h the switches, the v i s u a l i n d i c a t i o n cannot be given 
and the computer simply appears to ignore the switches when two or more 
are operated. 
When the required f u n c t i o n has been uniquely e s t a b l i s h e d , the 
r e g i s t e r s to be operated on are determined and modified. A record i s 
kept of those changed so t h a t i f the switch bounces or i s released and 
re-operated the r e g i s t e r i s not changed a second time. 
4.3.2 POUT (Data OUT) 
The flow chart i s shown i n Figure 4.3. 
This sub-routine samples the switches c o n t r o l l i n g the gates which 
t r a n s f e r data from a r e g i s t e r to the bus. I f one of them i s found to be 
operated the corresponding lamp i s l i t and data copied from the r e g i s t e r 
i n t o r e g i s t e r B of the microprocessor. I f no switches are operated, the 
lamps are extinguished and 377e loaded i n t o r e g i s t e r B. I f more than 
one switch i s found operated, the corresponding lamps are flashed and 
the sub-routine abandoned. 
4.3.3 DIN (Data IN) 
The f l o w chart i s shown i n Figure 4.4. 
This sub-routine samples the switches c o n t r o l l i n g the t r a n s f e r of 
data from bus to r e g i s t e r s or s t o r e . I f one or more are operated, the 
corresponding lamps are l i t and data from r e g i s t e r B copied i n t o the 
selected r e g i s t e r s . 
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Figure 4-3. Flowchart for DOUT subroutine. 
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and d i s p l a y . 
(B3LMPS ® 0366) 
< ^ Z e r o ? ^ > Ze  Return. 
Load selected 
r e g i s t e r s from B. 
Return. 
Figure 4*4 Flowchart f o r DIN subroutine. 
4.3.A OPONA (OPerate ON Accumulator) 
The flow chart i s shown i n Figure 4.5. 
Operations on the accumulator are:-
Transfer ALU r e s u l t to accumulator (LTOA) 
S h i f t accumulator l e f t (SHFTL) 
S h i f t accumulator r i g h t . 
These switches are sampled and the correspondinp lamp(s) l i t . I f 
a l l are o f f , the temporary store at 016 i s cleared and the sub-routine 
abandoned. The three operations are mutually exclusive of each other 
and of the opera t i o n 'load accumulator from bus,' t h e r e f o r e t h i s e x t r a 
switch i s sampled and combined w i t h the others f o r the 0NLY1 t e s t . The 
s h i f t i n s t r u c t i o n s must.only be performed once w h i l e the switch i s 
operated and to i n d i c a t e t h i s , the store l o c a t i o n 016 i s loaded from H 
when the op e r a t i o n i s performed. Subsequently, the sub-routine i s 
abandoned when the l o c a t i o n 016 i s found to be non-zero. 
4.3.5 LOGIC 
The f l o w c h a r t f o r t h i s sub-routine i s shown i n Figure 4.6. 
The opera t i o n to be performed by the ALU i s selected by four push-
butt o n s , i f none i s operated the previous s e t t i n g i s used and i f there 
i s no previous s e t t i n g the d i s p l a y i s set to ADD. I f more than one 
switch i s operated, the lamps are flashed and the whole program r e s t a r t e d . 
The switch c o n t r o l l i n g the input gates i s sampled and displayed, i f 
zero the sub-routine i s abandoned. 
The r e t u r n i n s t r u c t i o n (007) i s loaded i n l o c a t i o n 021 of the s h i f t 
r e g i s t e r , the ORB i n s t r u c t i o n (261) i s loaded i n E and the required ALU 
operation i n A and D. A i s r o t a t e d u n t i l the s i n g l e 1 reaches the ca r r y 
and on each s h i f t p r i o r to t h i s , 020 i s subtracted from E thus changing 
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Figure A.'y. Flowchart f o r OPONA subroutine. 
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subroutine. 
Form A+D+E 




w i t h 200 
Load D 
w i t h Q40 
Load A 
w i t h 100 
the i n s t r u c t i o n From ORB to NDB to SUB to ADB. When the carry i s s e t , 
the i n s t r u c t i o n from E i s loaded i n 020 of the s h i f t r e g i s t e r . 
The i n s t r u c t i o n i n 020 i s c a l l e d and upon the r e t u r n i t i s over-
w r i t t e n w i t h the r e s u l t of the ALU o p e r a t i o n , 021 i s cleared. During 
t h i s o p e r a t i o n the microprocessor f l a g s are set and the c a r r y , negative 
and zero f l a g s are c o l l e c t e d and displayed i n 032 of the s h i f t r e g i s t e r . 
4.3.6 INSTN (INSTructioN r e g i s t e r source gates) 
The f l o w chart i s shown i n Figure 4.7. 
The i n s t r u c t i o n source i s e i t h e r the store or the inp u t toggle 
switches. The push-buttons c o n t r o l l i n g these gates are sampled and 
displayed. I f n e i t h e r i s operated, the sub-routine i s abandoned: i f 
both are operated the alarm sequence i s i n i t i a t e d . Otherwise, data i s 
taken from the appropriate source and displayed i n 024 of the s h i f t 
r e g i s t e r . 
4.3.7 DECODI (DECODe I n s t r u c t i o n ) 
I t i s necessary to decode the i n s t r u c t i o n f o r two d i s t i n c t 
reasons:-
a) to d i s p l a y the meaning of the i n s t r u c t i o n 
b) to execute the appropriate m i c r o i n s t r u c t i o n s 
I n a sub-routine f o r the f i r s t of these purposes the bulk of the 
i n s t r u c t i o n s are required f o r decoding the i n s t r u c t i o n so there i s no 
great penalty i n repeating i t , complete w i t h the d i s p l a y s e c t i o n , f o r 
the second purpose. When only the d i s p l a y i s required the sub-routine 
i s abandoned at tha t p o i n t by a c o n d i t i o n a l r e t u r n to the c a l l i n g 
program, the fl o w c h a r t f o r the sub-routine up to that p o i n t i s shown i n 
Figure 4.8; otherwise, the program continues i n e i g h t separate branches 
i n t o the microprogram se c t i o n to be described l a t e r and to which Figure 
4.13 r e f e r s . 
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The decoded i n s t r u c t i o n s .ire displayed i n s h i f t r e g i s t e r l o c a t i o n s 
034 and 035 according to the f o l l o w i n g t a b l e :-
B i t Number Location 034 Location 035 
8 (MSB) 000, 377, H a l t . 20X, Clear r e g i s t e r X 
7 1XY, Load reg X from Y 21X, Complement reg X 
6 30X-33X, Input/output 22X, Increment reg X 
5 34X, Load reg X immediately 23X, Decrement reg X 
4 35, Jump i f c o n d i t i o n t r u e 24X, Add (X) to Acc. 
3 36, Jump i f c o n d i t i o n f a l s e 25X, Subtract (X) from Acc. 
2 37, S h i f t l e f t or r i g h t 26X, AND (X) w i t h Acc. 
1 (LSB) OXY, No operation 27X, OR (X) w i t h Acc. 
The r e g i s t e r D i s used t o d i s t i n g u i s h between a d i s p l a y only use 
of the sub-routine and the extended use, i n the former D i s loaded w i t h 
000, i n the l a t t e r case i t .is loaded w i t h 001. 
The f i r s t two b i t s of the i n s t r u c t i o n are examined f o r : -
a) t r u e zero - i f so, jump to ST(|> ( f i r s t o c t a l d i g i t = 0) 
b) f a l s e sign - i f so, jump to ST1 ( f i r s t o c t a l d i g i t = 1) 
c) t r u e p a r i t y - i f so, jump t o ST3 ( f i r s t o c t a l d i g i t = 3) 
Otherwise the f i r s t o c t a l d i g i t of the i n s t r u c t i o n i s 2 and w i l l 
be displayed i n 035, 034 i s cleared: the three middle b i t s are decoded 
to one of e i g h t to determine which of the i n s t r u c t i o n s to i n d i c a t e . 
I f the f i r s t d i g i t i s 0, i t i s f u r t h e r decoded to 000 or OXY. 
I f the f i r s t d i g i t i s 1, the i n s t r u c t i o n i s 'load X from Y' 
I f the f i r s t d i g i t i s 3, i t i s f u r t h e r decoded t o : -
377 Halt 
34 Input/output 
34X Load X immediately 
35,36 Jump on t r u e / f a l s e c o n d i t i o n 
37 S h i f t r i g h t or l e f t 
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4.3.8 STGATE (STore address source GATEs) 
The f l o w c h a r t f o r t h i s sub-routine i s shown i n Figure 4.9. 
The s t o r e can be addressed from the inp u t toggle switches, the 
store-addressing r e g i s t e r (5) or the program counter ( 6 ) . The switches 
c o n t r o l l i n g these gates are sampled and dis p l a y e d , then checked f o r 
zero and more than one as i n previous cases. The appropriate data i s 
then t r a n s f e r r e d to the store-address r e g i s t e r i n 022 of the s h i f t 
r e g i s t e r . 
4.4 The Microprogram 
The Educational Computer i s represented as having e i g h t processor 
s t a t e s . Operation i n the l a s t four of these states i s common t o a l l 
i n s t r u c t i o n s and i s : -
State 8 Manual o p e r a t i o n , a l l panel c o n t r o l s o p e r a t i v e . 
State 7 Program counter incremented, gate from store to 
i n s t r u c t i o n r e g i s t e r closed. 
State 6 Gate from store to i n s t r u c t i o n r e g i s t e r opened, 
new i n s t r u c t i o n decoded. 
Gate from program counter to store-address 
r e g i s t e r closed. 
State 5 Gate from program counter to store-address 
r e g i s t e r opened. 
A l l gates open i n s t a t e 4 closed. 
Operations i n the remaining four states are shown i n Figure 4.10. 
I t w i l l be noticed t h a t several i n s t r u c t i o n s have operations i n 
st a t e 1 followed by a skip to s t a t e 4, the time spent i n s t a t e 1 i s 
very short w h i l e t h a t i n s t n t e 4 i s determined by the speed c o n t r o l and 
may be much longer. The v i s u a l impression i s given that s tates 1, 2 and 
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3 have been skipped r a t h e r than the a c t u a l skipping of states 2, 3 and 
4. This skipping of states g r e a t l y s i m p l i f i e s the decoding of 
i n s t r u c t i o n s i n the various b i t - t i m e s because many i n s t r u c t i o n s simply 
do not occur i n b i t - t i m e s 2, 3 and 4. Only i n b i t - t i m e 1 i s f u l l 
decoding of the i n s t r u c t i o n necessary and the consequent operations at 
t h i s time are added to the sub-routine DECODI a f t e r the c o n d i t i o n a l 
r e t u r n as has been explained i n the previous s e c t i o n . I n a l l other 
s t a t e s , p a r t i a l decoding i s q u i t e adequate and i s g e n e r a l l y b r i e f when 
f u l l account i s taken of non-occurring c o n d i t i o n s . 
The f l o w c h a r t of the microprogram w i t h b i t s 4 to 8 i n d e t a i l i s 
shown i n Figure 4.11. The o p e r a t i o n required i n any p a r t i c u l a r s t a t e 
can e i t h e r be performed d i r e c t l y i n t h i s s e c t i o n or the accumulator can 
be loaded w i t h a p a t t e r n which simulates, the panel switches and a c a l l 
made to one of the Manual sub-routines. I f the o p e r a t i o n can be 
performed i n f i v e machine i n s t r u c t i o n s or l e s s , the f i r s t course i s 
p r e f e r a b l e . 
The flowcharts f o r states 2 and 3 are shown i n Figure 4.12. 
Due to the skip arrangement, the processor cannot enter s t a t e 3 
unless the i n s t r u c t i o n i s (a) one of the four ALU i n s t r u c t i o n s s t a r t i n g 
w i t h 2,(b) s t a r t s w i t h 1 or (c) s t a r t s w i t h 30 ( i n p u t ) , 34 (Load X 
immediately) or 35, 36 a successful c o n d i t i o n a l jump. 
The f i r s t of these r e q u i r e s the i s o l a t i o n of the ALU u n i t and t h i s 
can be done wi t h o u t e f f e c t on . the other operations. The remaining 
operations are a l l s i m i l a r , being data t r a n s f e r s between r e g i s t e r s and/ 
or s t o r e . I n each case the required i n i t i a l c o n d i t i o n s are set i n the 
accumulator and the sub-routines DOUT, DIN c a l l e d to e f f e c t the t r a n s f e r s . 
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Figure 4.11. Flowchart f o r microprogram. 
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Figure 4«12. Flowcharts f o r niicroprogram 
s t a t e s 2 .fc J. 
The same i n s t r u c t i o n s occur i n s t a t e 2; i n the ALU i n s t r u c t i o n s 
c o n d i t i o n s are set up so tha t the LOGIC sub-routine can perform the 
op e r a t i o n , of the o t h e r s , only 34X (load X immediately) r e q u i r e s an 
a c t i o n : t h a t the program counter be incremented. 
I n s t a t e 1 the i n s t r u c t i o n i s f u l l y decoded by the sub-routine 
DECODI because a c t i o n i s taken on every i n s t r u c t i o n at t h i s time. 
Before c a l l i n g DECODI the marker r e g i s t e r D i s set to 1 so tha t the 
c o n d i t i o n a l r e t u r n a f t e r the d i s p l a y s e c t i o n i s ignored. There are 
eig h t e x i t s from the d i s p l a y s e c t i o n i n t o the microprogram s e c t i o n and 
the fl o w c h a r t s f o r these branches are shown i n Figure A.13. 
I f the i n s t r u c t i o n s t a r t s w i t h zero (Halt or No operation) entry 1 
i s used, the s t a t e counter i s advanced to 020 thus g i v i n g the e f f e c t of 
skipping states 1, 2 and 3. 
I n s t r u c t i o n s s t a r t i n g w i t h 1 use en t r y 2 i n which the store i s 
addressed from r e g i s t e r 5, sub-routine STCATE i s used f o r t h i s a f t e r 
the code 002 has been set i n the accumulator. 
I n s t r u c t i o n s s t a r t i n g w i t h 2 use entry 3 and are f i r s t sorted i n t o 
the groups 20 - 23 and 24 - 27. I n the f i r s t group, operations on 
memory are f i r s t excluded and then c o n d i t i o n s set f o r sub-routine OP to 
implement the o p e r a t i o n , t h i s i s followed by the skip to s t a t e 4. I n 
the second group (the ALU i n s t r u c t i o n s ) the ALU f u n c t i o n i s determined 
from the i n s t r u c t i o n i n d i c a t o r , store i s addressed from r e g i s t e r 5 
(STGATE) and DOUT i s used to l i f t data from the r e g i s t e r s p e c i f i e d by 
the i n s t r u c t i o n . This data i s stored i n l o c a t i o n 001 of the s h i f t -
r e g i s t e r u n t i l r equired i n s t a t e 2. 
The remaining i n s t r u c t i o n s are those s t a r t i n g w i t h 3, the f i r s t 
group 30 - 33 are input/output of which only 30 i s pr e s e n t l y implemented. 
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S h i f t l e f t 












last 3 b i t s 










Select ALU function 
Address store from 
register f i v e . 
Call DOUT to l i f t 
data from register 
and hold i n 001 for 
state 2. I 
Return 
Address store from 
program counter. 
(Jump to STGATE) 
Figure 4»13., Microprogram for State 1 (followin/T display section of DRCODl) 
These use entry 4 and instructions 31 - 33 are immediately separated 
and treated as no-operations. For 30, the store i s addressed from 
register 5 by use of STGATE. 
Instruction 34X, load X immediately, uses entry 5 when STGATE i s 
used to address the store from the Program counter. 
Instructions 35 and 36 are conditional jumps using entries 8 & 7 
respectively. I n 36 the flags are complemented before j o i n i n g the 35 
path to compare them with the flags specified i n the i n s t r u c t i o n . I f 
the comparison f a i l s , the program counter i s incremented and the state 
counter advanced to state 4; otherwise STGATE i s used to address the 
store from the Program counter. 
The remaining i n s t r u c t i o n , s h i f t , uses entry 6. The dir e c t i o n 
depends on the LSB of the ins t r u c t i o n so this i s shifted into the Carry 
and sub- routine SHIFT called to perform the operation. This i s 
followed by the skip to state 4. 
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CHAPTER 5: 
Conclusions and Review of Project 
An Educational Computer has been designed and a prototype b u i l t : 
t h i s has been i n use i n the Department of Applied Physics and Electronics 
since September 1975 without major complaint. The main purpose of the 
machine i s to provide a range of controls and modes of operation 
permitting study of the architecture and microprogram of a ty p i c a l 
modern small computer. I t i s believed that t h i s aim has been f u l l y met. 
The machine is nevertheless capable of improvement i n a number of 
respects. 
5.1 Speed 
When operating in the single instruction or continuous modes the 
machine has a range of speeds selected by an eight position rotary 
switch. At i t s slowest i t executes one b i t of an inst r u c t i o n i n about 
two seconds so that a complete instruction with eight states takes 
sixteen seconds. This is s u f f i c i e n t l y slow for n i l the steps to be 
followed visually on the panel i f the operator knows what to look for . 
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At low speeds the processor spends most of i t s time i n the delay shown 
i n Figure 4.1 and t h i s delay i s successively halved as the speed 
setting i s advanced u n t i l , at the maximum sett i n g , the delay is e n t i r e l y 
removed. At this stage the time per in s t r u c t i o n varies with the number 
of instructions which the microprocessor has to carry out i n emulating 
the i n s t r u c t i o n . I t averages at about 10 instructions per second. This 
is very slow indeed by modern computer standards and when executing a 
r e p e t i t i v e program such as those of examples 2 and 5 of Appendix 2 i t i s 
noticeably so. 
I f i t i s decided that t h i s slow speed i s a major disadvantage, i t 
can be enhanced either by program or by changes in the hardware. There 
are some changes in the hardware which are desirable i n their own r i g h t 
and these would lead to an increase i n speed anyway, they are reviewed 
in the next section. 
In the program i t would be possible to provide a new segment so 
that at the maximum speed setting a l l the intermediate microprogram 
steps would be eliminated, only the major registers would be updated on 
each i n s t r u c t i o n . The loss of the sequence of gates opening and closing 
would not be serious because they cannot be followed v i s u a l l y even at 
the present speeds. 
whether the speed needs to be increased depends on the use to which 
the machine i s put. I t i s the author's opinion that serious machine-
code programming should be undertaken on a microprocessor or minicomputer 
and that the extensive display panel of the present machine.is irrelevant 
once the basic principles of number systems, architecture, micro-
programming and order-code have been understood. From this point of 
view, only short programs w i l l ever be used on the machine, the slow 
speed i s no disadvantage and there i s no pressing need to increase i t . 
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5.2 Possible improvements i n the Hardware 
There can be l i t t l e doubt that the multiplexed display led to a 
significant reduction both i n the parts cost of the instrument and the 
area of printed c i r c u i t board required to carry the components. The 
use of a s h i f t - r e g i s t e r to present the words s e r i a l l y to the display 
was dictated by the fact that at that time read/write RAM was consid-
erably more expensive and was organised as a large number of addresses 
each with only one b i t . This i s no longer the sit u a t i o n and presently 
a RAM unit of 256 words of 4-bits costs no more than one of the s h i f t -
register units used. Two advantages would accrue from the use of RAM; 
f i r s t l y the speed would be higher and more compatible with the TTL 
counter and secondly, random access would obviate the present heed for 
the processor to enter a wait state u n t i l the correct location of the 
data comes round. This i n i t s e l f would provide a s i g n i f i c a n t speed 
improvement i n the operation of the machine. 
Had the project been undertaken a year l a t e r i t is l i k e l y that the 
la t e r I n t e l processor 8080 would have been used. This has a s i g n i f i -
cantly higher speed and a wider range of instructions but would have 
required a d i f f e r e n t method of multiplexing the input push-buttons. 
Obviously the higher speed would have led to a higher speed i n the 
emulated machine and the extended range of instructions could be 
expected to lead to a shorter program. The use of a higher speed 
processor would necessitate changes i n the design of the multiplexed 
display which at present i s synchronised with the processor and works 
at about i t s highest possible speed. Indeed, i n contrast to the 
processor, a reduction i n the display speed i s desirable since that 
could be expected to reduce the crosstalk between adjacent display 
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words. By the use of RAM in place of the s h i f t - r e g i s t e r the display 
and processor clocks could be en t i r e l y divorced although i t might be 
convenient for the display to use a sub-multiple of the processor clock. 
There are a number of microprocessors available now and i t may well 
be that one of the others would have led to a more e f f i c i e n t emulation. 
Without undertaking an extensive programming comparison i t i s impossible 
to know whether th i s i s the case, experience i n programming the 8008 
showed that practice and f a m i l i a r i t y led to a marked increase i n the 
efficiency of the code w r i t t e n . The main competitor to I n t e l i n the 
microprocessor f i e l d is Motorola and they claim that their order code is 
s i g n i f i c a n t l y more e f f i c i e n t than that of the 8080 so that a program for 
the 6800 i s only approximately 70% of the length of an equivalent 8080 
program. 
Within the l i m i t a t i o n s of the microprocessor used i t is believed 
that an e f f i c i e n t emulation program has been w r i t t e n . Many of the sub-
routines have been revised in the course of development, always with a 
reduction i n t h e i r length. I t i s impossible to know when a minimal 
program has been reached and while the program l i s t e d was thought to be 
minimal i t i s now known that there are several places i n the program 
where instructions are redundant or where a jump rather than a c a l l 
would save an in s t r u c t i o n . In an In d u s t r i a l s i t u a t i o n a compromise 
must be reached between the excess cost i n production of an i n e f f i c i e n t 
program and the extra cost of time spent r e f i n i n g i t . In t h i s instance 
the PROM comes i n 256-word units and the program occupies 3£ of these, 
i t i s most unlikely that continued refinement would reduce the PROM 
requirement to three and even i f this could be achieved, the extra PROM 
would have to be re-introduced i f any enhancement were attempted. 
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5.3 Cost 
The cost of components (November 1975) in this machine can be 
roughly broken down as follows:-
t 
Processor 20 
PROM (4) 80 
LEDs (130) 39 
Switches 22 
Power supply comp's 10 
Power transistors 9 
ICs (random logic) 30 
PCB, Connectors etc. 10 
Total 220 
This could be reduced to below £200 by the use of cheaper LFDs but the 
penalty would be a legs evenly l i t display. 
I t i s appreciated that the computer could have been b u i l t to the 
same specification from random logic and in doing so the expensive 
processor and PROMs would be removed from the cost l i s t . In their 
place would be a substantial increase i n the cost of random logic 
elements and in the size or number of PCBs and connectors. An overall 
reduction of component cost of about E50 would not seem unreasonable. 
However the component cost of electronic equipment is but a small part 
of the t o t a l and the hard-wired approach would lead to greater mechanical 
design and assembly costs. The greatest disadvantage of that system 
however would be the redesign necessary in the event of changes i n the 
microprogram or enhancements being made. In the present machine major 
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changes or enhancements could be made simply by writ ing, new program 
for the microprocessor. Tt can also confidently he anticipated that 
the cost of microprocessor chips and PROM w i l l continue to f a l l and 
thereby erode any apparent cost advantage that a hard-wired design 
presently enjoys, 
5.4 Two Recent Machines 
During the course of t h i s project the Open University introduced 
a small computer, OPUS, which is supplied to every student taking the 
course and is used i n the study of machine-code programming (Ref. 8). 
In order to keep the cost of each unit to a minimum the controls 
and information provided on the front panel are minimal. I t is an 8-
b i t machine with 128 words of store (some of which are equivalent to 
registers) which can be loaded and monitored from a bank of eight 
toggle switches and lamps; the precise function of switches and lamps 
is determined by a further three toggle switches. The modes of 
operation, stop, single-'shot and run are controlled by another two 
toggle switches. 
The computer has two output ports connected to Minitrons and a 
single input port fed from a keyboard. These items are used i n more 
advanced work after a loader program has been entered i n the machine. 
The order code is very extensive and provides features which are found 
i n mini-computers such as direct and indirect addressing, sub-routine 
linkage (by means of a stack pointer) and an in t e r r u p t . 
I t i s clear that the design aims of thi s machine r e f l e c t the 
conditions under which many O.U. students work and insofar as these 
conditions do not obtain i n a conventional university or college so the 
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teaching computer can he expected to have a d i f f e r e n t emphasis. Thus i n 
the O.U. case large numbers of these machines are necessary so that each 
student can have his own and this dictates a minimum cost u n i t ; i n a 
conventional case only one may be required, the students using i t i n 
small groups i n turn and i t is free of the minimum cost constraint. 
More advanced aspects of programming can be taught on a minicomputer and 
the teaching machine can be aimed at the fundamental concepts. In the 
O.U. case the cost of providing the more advanced computer i s prohibi t i v e 
and i t makes economic sense to squeeze some features of these machines 
into the basic t u t o r . 
An alternative low cost method of teaching minicomputer programming 
and use i s described by Sommer (Ref. 9) i n which several computer panels 
are interfaced to a minicomputer (a NOVA 1200) using i t on a time-
sharing basis. Each panel can have peripherals attached to i t and 
appears to the operator as a complete NOVA computer with f a c i l i t i e s 
such as standard edi t o r , assembler and BASIC programs although with a 
reduction of speed and memory. While t h i s equipment has a role to play 
where large numbers of students have to use minicomputers simultaneously 
i t i s not applicable to the basic study of computer architecture at 
which the present machine i s aimed. 
5.5. Postscript to 5.3 
Since section 5.3 was w r i t t e n , the cost of the 8702 PROM has 
f a l l e n from £20 to £11 (February 1976). This reduces the parts cost by 
about £40 and there can now be l i t t l e or no price advantage i n a 
random logic design. 
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APPENDIX 1 : I.iairing of microprocessor program 
In the following fourteen pages the complete l i s t i n g of the 
program i s given. The f i r s t entry on each l i n e is the address given 
in pure o c t a l , thus the f i r s t PROM occupies 0000 to 0377 
the 2nd PROM occupies 0400 to 0777 
the 3rd PROM occupies 1000 to 1377 
and the 4th PROM occupies 1400 to 1777. 
The second entry on the l i n e i s the content of the address i n o c t a l . 
The program i s l i s t e d i n pages of 100 8 lines each. 
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DAT 0U0U 
mm 300 STAK'l LAA / IHIS IS STAKT HJK MANUAL SEQUENCE 
0001 056 LHI 37 7 / SET H ALL 1 1S 
15002 377 
0003 026 LCI 00fa / SET C ALL 0*S 
00 04 000 
0005 104 JMP STAKT2 
0006 104 
0007 000 
0010 006 DOUT LAI 010 
001 1 010 
0018 103 INP 1 
0013 310 LBA /SAMPLE BUS-K ShiTCH & STOKE IN B 
0014 006 LAI 007 
0015 007 
0016 103 IMP 1 / SAMPLE BUS-KEG SWITCHES 
0017 300 LAA 
0020 106 D0UT2 CAL BSLMPS /& KEAKKANGE. ENTEK HERE FKOM DOBIT. 
0021 366 
0022 000 
0023 066 LLI 026 
0024 026 
0025 104 JMP D0UT3 
0026 074 
0027 ,003 
0030 307 TEST LAM 
0031 012 RHC 
0032 140 JTC STAKT 
00 33 000 
0034 000 
00 3 5 055 KST 5 / ST/ST 
0036 007 KET 
0037 300 LAA 
0040 330 ONLY 1 LDA / KEEP COPY Oh" A IN D 
0041 022 HAL 
0042 100 JFC ONLY 1 ' + 1 
0043 127 
0044 003 
0045 104 JMP ONLY 1 ' 
0046 126 
0047 003 
00 50 066 ST/ST L L I 013 / THIS SUBROUTINE SAMPLES THE STAKT 
0051 013 
0052 306 LAL / AND STOP BUTTONS, I F STAhT HAS 
0053 103 INK 1 / GONE 0 TO 1 SINCE LAST SAMPLE IT 
0054 340 LEA /SETS THE SIGN FLAG AND KE'lUKNS. I F 
0055 2 57 XttM / STOP IS I IT SE'lS THE CAKhY FLAG 
0056 244 NDE / AND KETUKNS. 
0057 374 LME 
0060 304 LAE 
0061 032 HAh 
0062 365 LLH 
00 6 3 007 hET 
0064 304 CYCLE1 LAE /KICK UP INSTN 
0065 032 HAh 
0066 032 HAh 
0067 032 HAH 
0070 044 NDI 007 / TAKE h.H. THKEE BITS 
0071 007 
0072 320 LCA 
0073 006 LAI 001 /THIS SUBROUTINE CONVERTS AN OCTAL 
0074 .001 
007 5 012 HKC / NUMB Eh TO A SINGLE 1 IN THE KKOPEK 
0076 021 DCC / BIT rt) 5111 ON OF THE ACCUMULATOR 




0102 020 im: 
Wife) 3 007 
0104 365 £>TAliT2 LLM 
Wife) 5 076 LMI 00 1 / hnOCKbbJn S'lATh I >J1>I CA'l OK l b 001 
0106 001 
0107 106 CAL f A.\l hL / i f c i ^ I f K b LJWF..U t-ANLL. b a l l CHfc.b 
01 10 240 
01 1 1 000 
0112 015 hbT 1 / = DJUT / bKi-i^ICKb bUb-nKG bwIICrthb 
01 13 106 CAL DIN / bfc.nWChb l*KG-BUb b * I TCHKb 
01 14 332 
01 15 000 
01 16 106 CAL LOGIC / bfchlilCKb A & LU. 
0117. 002 
0120 001 
0121 106 CAL OKhMA / bKhV/ICKb A-L*blt*bL bwITCHKS 
0122 121 
0123 001 
0124 106 CAL INSTM / btiiVICFb IMbl.M liKGI bTKh GATFb 
0125 225 
0126 001 
0127 106 CAL DFCODI / DtCOIJl-b IrtbiU nl-GIbTfrh 
0130 251 
0131 001 
0132 .106 CAL bTGATK / SFhVICfb MOiiF ADDisKbS GAT Kb 
0133 144 
0134 002 
0135 006 MODfc. LAI 002 
0136 002 
0137 103 I'M*- 1 
0140 022 hAL 
0141 140 JTC bTAh'l / MO UK bw I TCH AT .1 AM UAL 
0142 000 
0143 000 
0144 055 i i b l 5 / = bT/i>T ,.\)0T MANUAL* BEKN bTAiiTLD? 
0145 120 JFb bT Ai-iT / MO, GJ 10 .1 AN UAL 
0146 000 
0147 000 
0150 106 DOB111 CAL D0BI12 
0151 215 
0152 002 
0153 365 LLH 
0154 006 LAI 002 
0155 002 
0i 56 i0 3 Itir i 
0157 022 HAL 
0160 022 UAL 
0161 140 J1C OMKBI'i 
0162 177 
0163 000 
0164 022 hAL 
0165 140 J i C JUKI Mb 
0166 206 
0167 000 
0170 022 hAL 
017 1 140 JTC CI b 
0172 215 
0173 000 
0174 07 6 LMI 000 
017 5 000 
017 6 005 l i b ! bTAhl 
0177 035 OiME-BIT hS'f 3 / C'lKbT)»60Kb TO MANUAL AT Ei-ib Of INbTM 
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0200 160 J l b DOB111 
0201 150 
0202 000 
02 0 3 104 ON FBIT /*AIT FOii bl'AiiT 
177 
02 0 5 000 
0206 H 35 ON I .M b n b l 3 / CiFST)* .'IAN AL IF FND OK INb'l'v) 
0207 100 JFC DELAYS / DO BI'l OF I Mi.'IN IF STOP MOT 1 
0210 226 
021 1 000 
0212 104 ON I-IMS / Oii *AI 'I FOh STAK1 
0213 206 
0214 000 
0215 307 Clb LAM 
0216 012 KivC 
0217 100 JFC DFLAY2 / SAi1*-LF b'lOP AT END OF INSTN ONLY 
0220 226 
0221 000 
0222 055 h b l 5 / ( b l / b T ) 
02 2 3 140 JTC STAhT 
0224 000 
0225 000 
0226 006 DELAY 2 LAI 003 
0227 003 
02 30 103 INP 1 
0231 . 310 LBA / bAi«Ji-LE brEFE CONluOL 
02 32 106 CAL DfcLAY + 6 
0233 156 
02 34 003 
02 3 5 104 D0BI11 
0236 150 
0237 000 
0240 302 iJAN EL LAC 1 
0241 066 LLI 00 1 
0242 001 
0243 103 INr 1 / bAMi-LE CLh CK. INC & DEC bwITCHEb 
0244 260 OhA / bFT FLAGS 
02 4 5 150 JTZ CLhil / tiUIT IF NONE O^EnA'iED 
0246 320 
0247 000 
02 50 277 CH4 / ITCHLb bAME Ab LAb'i SAMHL.E? 
0251 1 10 JF£ CLhiM / tlUIT IF NOT 
02 52 320 
0253 000 
0254 045 hbT 4 / (ONLY 1 ) 
0255 306 LAL 
0256 066 LLI MM 3 
02 57 003 
02 60 .103 IN*- 1 / SAM1-LE hF.GIbTRiv btLECT bwITCHES 
0261 260 OnA / bbT FLAGb 
0262 150 JT£ SETM2 / tiUIT IF NONF Oi-'FliATED 
0263 330 
02 64 000 
02 6 5 277 / COM^AHF VvITH LAb'l SAMPLE 
0266 1 10 JFZ SL-TM2 / t i U I l IF DIFFHuFNi 
0267 330 
0270 000 
027 1 066 LLI 005 
0272 005 
027 3 340 LEA / E HAb btolTCH SET'lINGb 
0274 257 XhM / A HAb CHANG F b F'ivOi'i LAbT SArti-LE 
027 5 244 NDL / A HAb 1-0 CHANGKb ONLY 
0276 310 LDA / KEEP IN H 
0277 267 OKFl / OK WITH riiEWOUb 1-0 CHANGEb 
- 56 -
0 3 0 0 3 7 0 LMA / AMD STOhF 
0 3 0 1 3 0 1 LAB 
030 y 0 6 6 LLI 0 1 6 
0 3 0 3 0 1 6 
0 3 0 4 0 1 2 oruEG hiir. 
0 3 0 5 3 1 0 LBA / THE 1-0 CHAMGES Ah* uOTATtD '1HU0UGH 
0 3 0 6 142 CTC 0*- / THE ACC AMD THE COhnESi-ONDIMG 
0 3 0 7 1 6 3 
0 3 1 0 0 0 3 
0 3 1 1 3 0 1 LAB / HhGl S'lEivS O^EhAT.hD OiM Bx S.n. 
0 3 1 8 0 6 1 DCL / ' Of • 
0 3 1 3 0 6 1 DCL 
0 3 1 4 0 6 3 hTS 
0 3 1 5 1 0 4 Mr OW-iEG 
0 3 1 6 . 3 0 4 . 
0 3 1 7 0 0 0 
0 3 2 0 0 6 6 CLhM LL I 0 0 5 / bwIICHES AiiE ZEnO On CHANGED 
0 3 2 1 0 0 5 
0 3 2 2 3 7 2 LMC / FiiOM LAST SAM^LF SO CL-E\Aii TFM* 
0 3 2 3 0 6 1 DCL / STOKE P O S I T I O N S 
0 3 2 4 0 6 1 DCL 
0 3 2 5 3 7 2 LMC 
0 3 2 6 0 6 1 DCL 
0327 0 6 1 DCL 
0 3 3 0 3 7 0 SETM2 LMA 
0 3 3 1 0 0 7 KET 
0 3 3 2 0 0 6 DIN LAI 0 0 4 
.0333 0 0 4 
0 3 3 4 1 0 3 I fi t" 1 /SArtrLE BUS 1 0 nEGISTEiw SWITCHES 
0 3 3 5 1 0 6 CAL BSLM^S / & HEAhliANGE. EMTEK HFtt FKOM DOB I T 
0 3 3 6 3 6 6 
0 337 0 0 0 
0 3 4 0 0 6 6 L L I 0 2 7 
0 3 4 1 0 2 7 
0 3 4 2 3 7 0 L.I A / AM D DISPLAY 
034 3 0 5 3 ttT£ / QUIT IF ALL SwI'lCHES OFF 
0 3 4 4 30 3 LAD 
0 3 4 5 0 1 2 rthC 
0 3 4 6 1 4 2 CTC LDSTOh /h'Ul BUS DATA I N 
0 3 4 7 2 2 7 
0 3 5 0 0 0 3 
0 3 5 1 0 6 6 LLI 0 1 6 / SELEC1ED UFGIS'IEKS 
0 3 5 2 0 1 6 
0 3 5 3 0 1 2 hhC 
0 3 5 4 0 6 1 DCL 
0 3 5 5 0 6 1 DCL 
0 3 5 6 0 6 3 h'TS / Q U I T IF ALL DOME 
0 3 5 7 1 0 0 JFC *-4 
0 3 6 0 3 5 3 
0 3 6 1 0 0 0 
0 3 6 2 37 1 LMD 
0 3 6 3 104 *- 1 0 
0 3 6 4 3 5 3 
0 3 6 5 0 0 0 
0 3 6 6 3 3 0 BSLMl^S LDA 
0367 0 4 4 NDI 1 7 0 
0 3 7 0 170 
0 3 7 1 1 5 0 
0 3 7 2 37 6 
037 3 0 0 0 
0 3 7 4 0 0 6 LAI 1 0 0 
037 5 1 0 0 
0 3 7 6 2 6 3 OHD 
0 3 7 7 0 4 4 NDI 3 0 7 
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0400 307 
0401 007 n El 
0402 066 L O G I C L L I 031 
0403 031 
0404 006 L A I 0fci6 
0405 006 
0406 103 INK 1 / bAMKLE ADD, SUB, AND, OR SWITCHES 
0407 260 OR A / bET FLAGS 
0410 150 J ! * * + 4 
041 1 014 
0412 001 
0413 370 LMA / SWITCHES MOT ZERO, CHANGE DISKLAY 
0414 267 OliM / I F ZERO USE OLD Dl SKLAY 
0415 1 10 J F Z *+ 5 
0416 022 
0417 001 
0420 076 . L M I 010 / I F S T I L L ZEnO SET TO ADD 
0421 010 
0422 045 RST 4 / (ONLY 1> 
042 3 006 ATOL L A I 005 
0424 005 
0425 103 I N K 1 /SAMPLE A TO L BUTTON 
0426 066 L L I 017 
0427 017 
0430 370 LMA / AND DI SKLAY 
0431 260 ORA 
04 32 053 RTZ 
04 3 3 066 L L I 021 
04 34 021 
0435 076 L M I 007 / LOAD RET I N 081 
0436 007 
0437 046 L E I 261 /FORM ORB INSTN I N REG E 
0440 261 
0441 303 FLAGS LAD 
0442 032 RAR / • A' HAS ADD SUB ETC 
0443 330 LDA 
044 4 100 J F C MODI / MODIFY ORB TO NDB ETC IF C=0 
0445 1 12 
04 4 6 001 
0447 362 L L C 
04 50 307 LAM / LOAD *A' FROM ACC 
0451 066 L L I 020 
04 52 020 
04 5 3 374 LME / PUT THE M O D I F I E D INSTN INTO 077 020 
0454 106 + 106 /CALL THE OKERATION 
0455 020 + 020 
0456 07 7 + 077 
04 57 370 LMA / DI SKLAY L O G I C RESULT 
0460 302 LAC 
0461 332 LDC / CLEAR A, D, AND E FOR FLAGS 
0462 342 L F C 
04 6 3 100 J F C L ERO F 
0464 070 
0465 001 
04 6 6 046 L E I 200 / E HAS CARRY F'LAG 
0467 200 
0470 1 10 ZEROF J F £ NEGF 
0471 07 5 
0472 001 
047 3 036 L D I 040 / D HAS ZFRO FLAG 
0474 040 
0475 120 NEGF J F S SHOFLG 
047 6 102 
0477 001 
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0500 006 LAI 100 / 'A*.HAS SIGN FLAli 
0501 100 
0502 264 SHOELG Out. 
050 3 263 OhC / COMBINE FLAGb I N 'A' 
0504 060 I ML 
050 5 37 2 LMC / CLEAn THE UFTUiiM IN MnUCT I JN FhOM 077 02 1 
0506 066 LLI 032 
0507 032 
0510 3/0 LMA / DI SI-LAY FLAGS 
051 1 007 MKT 
0512 304 MODI LA t 
0513 024 S U I 020 / CHANGE Ori 10 AND TO SUB TO ADD 
0514 020 
0515 340 L LA 
0516 104 JMP FLAGS 
0517 041 
0520 001 
0521 066 OPONA LLI 030 
0522 030 
0523 006 LAI 014 / SAMPLE AND DISPLAY A-L* Sh SL SWITCHES 
0524 014 
0525 103 I N P 1 
0526 370 LMA 
0527 260 OKA / SFT FLAGS' 
0530 110 JFZ * + 7 / I F SWITCH(S) OpEhATED 
0531 137 
0532 001 
0533 066 LLI 0 16 
0534 016 
0535 372 LMC / CLEArt TEMPOliAhY STOKE 
0536 007 hET / & U U I T 
0537 006 LAI 004 
0540 004 
0541 103 INP 1 /SAMPLE A-BUS SwITCH 
0542 022 HAL 
0543 307 LAM 
0544 045 hST 4 / (ONLY 1 ) 
0545 066 LLI 016 
0546 016 
0547 247 MDM / I F M NOT ZEUO* OPEKATION ALREADY DONE 
0550 013 HFZ / SO tlUIT 
0551 37 5 LMH / SET M=377 &.DO OPERATION 
0552 30 3 LAD 
0553 022 HAL 
0554 022 HAL 
0555 140 JTC LTOA 
0556 217 
0557 001 
0560 022 HAL 
0561 066 SHI FT LLI 030 
0562 030 
0563 140 JTC SHFTL 
0564 201 
0565 001 
0566 0 7 6 LM I 020 / SHIF 'l ACC ON Tc PLACE lilGHT 
0567 020 
0570 066 L L I 0 32 
057 1 032 
0572 307 LAM 
057 3 022 HAL 
0574 362 L L C 
057 5 307 LAM 
0576 032 HAn 
0577 370 LMA 
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0600 007 hKT 
0601 076 SHFTL LMI 040 / SHIFT ACC ONE rLACF L FFT 
0602 040 
0603 362 LLC 
0604. 307 LAM 
0605 260 OKA 
0606 022 liAL 
0607 370 LMA 
0610 066 L L I 0 32 
061 1 032 
0612 307 LAM 
0613 022 rtAL 
0614 012 hhC 
0615 370 LMA 
0616 007 KET 
0617 066 LTOA L L I 020 / ThANSFEn LOGIC uESULT TO ACC. 
0620 020 
0621 307 LAM 
0622 362 LLC 
0623 370 LMA 
0624 007 J\FT 
0625 006 I N STN L A I 012 
0626 012 
0627 103 I N P 1 / SAMPLE INSTN hFJG GATE SWITCHES 
0630 066 L L I 036 
0631 036 
0632 370 LMA / AN D DI S^LAY 
0633 260 OhA / SF.T FLAGS 
0634 053 KTZ / AND QUIT I F ZEhO 
063 5 045 K b ! 4 / < ONLY 1) 
0636 032 HAh 
0637 142 CTC INSTOK / LOAD KEG FhOM STOnE* Oii 
0640 216 
0641 003 
0642 102 CFC HDK / LOAD FhOM SWITCHES 
0643 210 
0644 002 
0645 066 L L I 024 
0646 024 
0647 37 1 LMB 
0650 007 h FT 
0651 332 DECODI LDC / D=0 ON MANUAL OP* D=1 ON AUTO OP 
0652 066 L L I 024 / ADDKESS OF" INS1:J 
0653 024 
0654 307 LAM 
0655 340 L LA / I N STN I N A & F. 
0656 f • * * W O O L L I 
/ i r 
0657 035 
0660 372 LMC / CLFiAli iNbTN INDICATOK 035 
0661 061 DCL / L POINTS TO 0*1 43 INSTNS I N 0 3 4 
0662 044 NDI 300 
0663 300 
0664 150 JTZ ST0 / INSTN STAnTS WITH 0 
0665 366 
0666 001 
0667 120 JFS ST1 / INSTN STAKTS WITH 01 
0670 355 
067 1 001 
0672 170 J TP ST 3 / INS1N STAKTS WITH 11 
067 3 004 
0674 002 




07 0 0 37 2 LMC / CLF.Alt INSTN INDICATOh 034 
0701 060 I N L 
0702 370 LMA / DISPLAY I N 077 035 
0703 0 3 1 DCD 
0704 013 hFZ / t l U I T I F NOT BIT 1 , I . E . MANUAL O W N 
0705 044 i\JDI 360 / F l h S T FOUK BITS? 
0706 360 
0707 150 J T £ LAST 4 
07 10 334 
071 1 0 0 1 
0712 330 LDA / D HAS OPERATION CLft* GPL* INC* DEC• 
0713 304 LAE / PICK UP INSTN 
0714 044 MDI 007 
07 15 007 
0716 0 7 4 CPI 007 / EXCLUDE. MEMOh* 
0717 007 
0720 150 J1Z ST 3 -4 / MO OPERATION 
0721 000 
0722 002 
0723 002 hLC 
0724 360 L L A / L HAS ADDhESS OF hEGISTEh FOh OPERATION 
07 2 5 303 LAD / A HAS hEQUIhED OPEhATION 
07 2 6 106 CAL 0P+ 1 
0727 164 
07 30 003 
0731 104 JMP ST 3 -4 
07 32 000 
07 33 002 
07 34 307 LAST4 LAM 
07 35 066 L L I 0 3 1 
0736 0 3 1 
07 37 370 LMA / ADD* SUB* AND* Oh* SET 
07 4 0 006 L A I 002 
0741 002 
07 4 2 106 CAL STGATE+3 / STOuE ADDhESS-hEG F 
0743 147 
0744 002 
0745 304 LAI;. / A HAS INSTN 
0746 075 hST 7 / CC*CLEl + 4 ) 
07 47 312 LBC / CLEAh B 
07 50 025 RST 2 / < D0UT2) 
0751 066 L L I 00 1 
07 52 0 0 1 
0753 37 1 LMD / KEEP uFCOhD OF BUS DATA FOh B I T 2 
07 54 007 K I T 
07 55 076 ST1 LMI 100 
07 56 100 
07 57 031 DCD 
07 60 0 1 3 / U U I ' l IF NOT B I T 1 
07 61 006 L A I 002 
0762 002 
0763 104 JMP STGATE+3 / ADDhESS SlOtvE hiiOM F 
07 64 147 
0765 0 0 2 
07 66 204 S10 ADE /ADD INSTN TO EMPTif ACC 
0767 076 LMI 200 
07 7 0 200 
077 1 150 J1Z *+ 5 
07 7 2 37 6 
07 7 3 0 0 1 
0774 0 7 6 LMI 0 0 1 
077 5 0 0 1 
07 7 6 0 3 1 DCD 
07 7 7 0 1 3 HFZ 
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1000 365 LLH / STAhT HE a*. I K 'MO OPERATION ' 
1001 076 LMI 0M0 
1002 0 2 0 
1003 007 H E ! 
1004 304 S T 3 LAE 
1005 255 XhH 
1006 150 J 1 7 . STW+1 / I N S I N l b 377 
1007 367 
1010 0 0 1 
1011 304 LAE 
1012 022 HAL 
1013 022 UAL 
1014 022 HAL 
1015 140 JTC >34 / INSTN l b 3 4 , 35* 36*0K37 
1016 036 
1017 0 0 2 
1020 0 7 6 <34 LMI 040 / I N S T N l b INPUT Oh OUTPUT 
1021 0 4 0 
1022 0 3 1 DCD 
1023 0 1 3 KF£ / (JUIT I K MOT B I T 1 
1024 0 4 4 N.DI 300 / INPUT On O T H E K ? 
1025 300 
1026 1 10 JFZ ST 3 -4 / MO OPERATION 
1027 000 
1030 002 
1031 006 L A I 002 
1032 0 0 2 
1033 104 JMP S T GAT E +3 
1034 147 
1035 002 
1036 0 4 4 >34 N D I 300 
1037 300 
1040 150 JTZ = 34 / I N S T N I S 34 
1041 077 
1042 0 0 2 
1043 170 JTP = 37 / I N S T M I S 37 
1044 1 10 
1045 0 0 2 
1046 160 JTS = 36 / I M S T N I S 36 
1047 124 
1050 002 
1051 076 = 35 LMI 010 / I M S T N I S 35 (JMP I F COMD'M TMJE 
1052 0 1 0 
1053 0 3 1 DCD 
1054 013 RFZ / GiUIT I F NOT 131 T l 
1055 066 L L I 0 32 
1056 032 
1057 307 LAM / PICK UP FLAGS 
1060 0 0 2 ftLC 
1061 002 HLC 
1062 002 KLC 
1063 244 MDE / & COM PAKE WITH I M STrtbCTI ON 
1064 0 0 6 L A I 0 0 4 
1065 0 0 4 
1066 110 JFZ STGATE+3 /ADDhLSS STOhE FKOM PC I F JUMP 
1067 147 
1070 002 
107 1 106 CAL INCG 
1072 274 
1073 002 
1074 104 JMP S T 3 - 4 / I N C PC AMD SKIP STATES I F COMD F A I L S 
107 5 000 
107 6 002 
1077 076 = 34 LMI 020 / I M S T N l b LOAD X IMMEDIATELY 
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1100 020 
1101 0 3 1 DCD 
life) 2 013 RFZ / QUIT I V NO'l B I T 1 
1103 006 L A I 004 
1104 004 
1105 104 JMP STGATE+3 / ADDRESS STORE FROM PC 
1106 147 
1107 002 
1110 076 = 37 LMI 002 / I N S T N I S SHIFT MIGHT OR LEFT 
1111 002 
1112 031 DCD 
1113 013 RFZ / UUIT I F NOT B I T 1 
1114 304 LAE / P I C K UP INSTN 
1115 032 HAR 
1116 106 CAL SHI FT 
1117 161 
1120 0 0 1 
1121 104 JMP ST 3 - 4 
1122 000 
1123 002 
1124 076 = 36 LMI 0 0 4 / I N S T N I S JUMP I F CONDITION FALSE 
1125 004 
1126 0 3 1 DCD 
1127 013 RFZ 
1130 066 L L I 032 
1131 032 
1132 307 LAM 
1133 002 RLC 
1134 002 hLC 
1135 002 RLC 
1136 255 XhH 
1137 044 NDI 007 
1140 007 
1141 104 J M P = 3.5+ 12 
1142 0 6 3 
1143 002 
1144 006 STGATE L A I 0 1 1 / STORE ADDllESS GATE SWITCHES 
1145 0 1 1 
1146 103 I WI- 1 
1147 066 L L I 033 
1150 033 
1151 370 LMA / SAMPLE SWITCHES AND DISPLAY 
1152 2 6 0 OhA /SET FLAGS 
1153 053 RTZ / & fclUIT I F ZERO 
1154 045 RST 4 / (ONLY 1 ) 
1155 032 RAR 
1156 100 JFC XFRF 
1157 167 
1160 002 
1161 106 CAL RDK / READ INi-'UT SWITCHES 
1162 210 
1163 002 
1164 104 J M P STADD / & LOAD ADDRESS l iEGI STER 
1165 204 
1166 002 
1167 032 XFRF KAR 
1170 100 JFC XFRG 
1171 2 0 1 
1172 002 
1173 066 L L I 0 1 2 / READ REG ' 5 ' 
1174 012 
1175 307 LAM 
1176 104 J M P STADD / & LOAD ADDRESS REGISTER 
1177 204 
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1 2 0 0 0 0 2 
1 2 0 1 0 6 6 XFKG L L I 0 1 4 / HEAD PnOGRAM C O U N T E R 
1 2 0 2 0 1 4 
1 2 0 3 3 0 7 LAM 
1 2 0 4 0 6 6 STADD L L I 022 / LOAD ADDRESS R E G I S T E H 
120.5 0 2 2 
1 2 0 6 3 7 0 LMA 
1 2 0 7 0 0 7 RET 
1 2 1 0 3 0 5 FiDK LAH / READ THE INPUT SWITCH REGISTER 
1 2 1 1 1 0 3 I N r 1 
1 2 1 2 2 5 5 X H H 
1 2 1 3 3 1 0 LBA / & HOLD I N ' B * 
1 2 1 4 0 0 7 H E T 
1 2 1 5 3 6 5 D O B I T 2 LLH 
1 2 1 6 3 0 7 LAM 
1 2 1 7 0 1 2 hhC 
1 2 2 0 2 6 0 OKA / CLEAn CARRY 
1 2 2 1 3 7 0 LMA /PROCESSOR STATE UPDATED &HELD I N ' A ' 
1 2 2 2 0 6 6 L L I 0 2 4 
1 2 2 3 0 2 4 
1 2 2 4 3 4 7 LEM / E HAS ORIGINAL INSTN 
1 2 2 5 0 2 2 UAL 
1 2 2 6 1 4 0 JTC B I T 1 
1 2 2 7 0 6 7 
1 2 3 0 0 0 3 
1 2 31 0 2 2 HAL 
1 2 3 2 1 4 0 JTC B I T 2 
1 2 3 3 0 3 5 
1 2 3 4 0 0 3 
1 2 3 5 0 2 2 HAL 
1 2 3 6 1 4 0 JTC B I T 3 
1 2 3 7 3 5 1 
1 2 4 0 0 0 2 
1 2 4 1 0 2 2 H A L 
1 2 4 2 1 4 0 J T C B I T 4 
1 2 4 3 3 3 2 
1 2 4 4 0 0 2 
1 2 4 5 0 2 2 H A L 
1 2 4 6 1 4 0 J T C B I T 5 
1 2 4 7 3 1 6 
1 2 5 0 0 0 2 
1 2 5 1 0 2 2 H A L 
1 2 5 2 1 4 0 J T C B I T 6 
1 2 5 3 3 0 2 
1 2 5 4 0 0 2 
1255 0 2 2 J-IAL 
1 2 5 6 1 4 0 J T C B I T 7 
1 2 5 7 2 7 1 
1 2 6 0 0 0 2 
1 2 6 1 0 6 6 B I T S L L I 0 3 4 
1 2 6 2 0 3 4 
1 2 6 3 3 0 7 L A M 
1 2 6 4 2 6 0 O H A 
1 2 6 5 1 6 0 J T S S T A R T / GO TO M A N U A L OP. I F I N S T N I S H L T 
1 2 6 6 000 
1 2 6 7 000 
1 2 7 0 0 0 7 R H T 
1 2 7 1 0 6 6 B I T 7 L L I 0 3 6 
1 2 7 2 0 3 6 
1 2 7 3 3 7 2 L M C / C L O S E S T O R F TO I N S T N G A T E 
1 2 7 4 0 6 6 I N C G L L I 0 1 4 
1 2 7 5 0 1 4 
1 2 7 6 3 4 7 L E M 
1 2 7 7 0 4 0 I N E 
- 64 -
1300 374 L M L / INCREMENT •G* ( P K O G K A M COUNTEK) 
1301 007 KET 
1308 066 B I T 6 L L I 033 
1303 033 
1304 372 LMC / CLOSE STOKE ADDRESS GATE 
130 5 006 L A I 0 0 1 
1306 0 0 1 
1307 106 CAL INSTN+3 /FETCH INSTN FROM S T O K E 
1310 230 
1311 0 0 1 
1312 106 CAL DECODI / AND DECODE I N STN 
1313 251 
1314 0 0 1 
1315 007 KE.T 
1316 066 B I T 5 L L I 030 
1317 0 3 0 
1320 372 LMC /CLOSE L TO A# A TO L E T C GATES 
1321 066 L L I 026 
1322 0 2 6 
1323 372 LMC / CLOSE REGISTER TO BUS GATES 
1324 006 L A I 004 
1325 0 0 4 
1326 106 CAL STGATE+3 /ADKESS STORE FOR NEXT I N STN 
1327 147 
1330 002 
1331 007 KET 
1332 066 B I T 4 L L I 027 
1333 027 
1334 372 LMC / CLOSE BUS TO REGISTER GATES 
1335 066 L L I 035 
1336 0 3 5 
1337 267 ORM / A C C HAS 2 ' S INSTN INDICATOR 
1340 0 5 3 HTZ / RETURN I F INSTN NOT 2 
1341 066 L L I 030 
1342 0 3 0 
1343 076 LMI 100 
1344 100 
1345 106 CAL LTOA / L O G I C RESULT TO A C C 
1346 217 
1347 0 0 1 
1350 007 RET 
1351 066 B I T 3 L L I 030 
1352 030 
1353 372 LMC /CLOSE A - L # L - A , Sit* SL GATES 
1354 066 L L I 0 3 4 
1355 0 3 4 
1356 2 67 OHM / A C C HAS 0 > i * 3 # I N STN INDICATOR 
1357 0 5 3 KTZ / QUIT I F 2 INSTN 
1360 312 LBC / CLEAR B COS ' D O U V USES B T O REMEMBER 
1361 022 HAL 
1362 022 KAL 
1363 140 JTC LXY 
1364 016 
1365 003 
1366 022 HAL 
1367 140 JTC INP 
1370 006 
1371 003 
1372 022 KAL 
137 3 006 L A I 0 0 1 /FOR BUS-STORfc IN L A I * L G I 
1374 0 0 1 




1400 025 L G I HST 2 / CD0UT2) , INSTN I S CONDITIONAL JUMP 
1401 006 L A I 002 
1402 002 
1403 104 JMP DIN+3 /TO LOAD G AND DISPLAY GATE 
1404 335 
1405 000 
1406 016 INP L B I 0 4 0 /TO OPEN BUS-K GATE 
1407 040 
1410 025 RST 2 / C D 0 U T 2 ) * 
1411 304 LAE 
1412 0 7 5 RST 7 / CCYCLE1+4) 
1413 104 JMP DIN+3 
1414 335 
1415 000 
1416 304 LAY LAE 
1417 0 7 5 RST 7 / (CYCLE1 + 4 ) 
1420 025 RST 2 / ( D 0 U T 2 ) 
1421 106 CAL CYCLE1 
1422 0 6 4 
1423 0 0 0 
1424 104 JMP DIN+3 
1425 335 
1426 000 
1427 025 L X I RST 2 / ( D 0 U T 2 ) 
1430 304 LAE 
1431 075 RST 7 / <CYCLEl + 4 ) 
1432 104 JMP DIN+3 
1433 335 
1434 000 
1435 066 B I T 2 L L I 033 
1436 033 
1437 372 LMC / STORE ADDhESS GATES CLOSED 
1440 060 I N L 
1441 267 ORM / A HAS 0* 1* 3 INSTNS 
1442 150 JTZ INSTN2 
1443 053 
1444 003 
1445 0 4 4 NDI 020 
1446 020 
1447 053 RTZ / QUIT I F NOT L X I 
1450 104 JMP INCG 
1451 274 
1452 002 
1453 0 6 0 INSTN 2 I N L 
1454 337 L DM / D HAS DECODED 2 INSTN 
1455 066 L L I 0 0 1 / TEMP STORAGE FROM B I T 1 
1456 0 0 1 
1457 317 LBM 
1460 066 L L I 030 
1461 030 
1462 076 LMI 200 
1463 2 0 0 
1464 104 JMP FLAGS-6 
1465 033 
1466 001 
1467 036 B I T 1 L D I 0 0 1 
1470 001 
1471 104 JMP DECODI+1 /USE D AS MARKER I N DECODE S.R. 
1472 252 
1473 001 
1474 261 D0UT3 ORB / ADD I N K SWITCH 
147 5 370 LMA / & DISPLAY 
1476 301 LAB 
1477 315 LBH / B=377 I F NO SWITCH OPERATED 
1500 053 RTZ / & QUIT 
1501 205 ADH / SET CAnRY I F K SWITCH OPERATED 
1508 303 LAD 
1503 045 RST 4 / (ONLY 1 ) 
1504 260 OKA / SET FLAGS 
1505 150 JTZ RDK 
1506 210 
1507 002 
1510 0 1 2 CYCLE2 KKC / T H I S SUBROUTINE USES A SINGLE 1 
151 1 140 JTC INSTOR / I N THE ACCUMULATOR TO L I F T 
1512 216 
1513 0 0 3 
1514 066 L L I 0 7 4 / DATA FROM A REGISTER INTO 
1515 0 7 4 
1516 0 0 2 RLC /REGI STER ' B ' 
1517 0 6 0 I N L 
1520 060 I ML 
1521 100 JFC * - 3 
1522 116 
1523 003 
1524 317 LBM 
1525 007 HET 
1526 0 2 0 ONLY 1 • INC / S .R. TO CHECK THAT CHAR* R I N ACC & CARRY 
1527 2 6 0 OKA / ONLY CONTAINS A SINGLE 1 
1530 110 JFZ ONLY 1+1 / LOOP I F ACC NOT ZERO 
1531 0 4 1 
1532 0 0 0 
1533 0 2 1 DCC 
1534 303 LAD / RESTORE ACC TO ORIGINAL 
1535 0 5 3 RTZ / & RETURN I F ONLY 1 1 FOUND 
1536 307 ALARM LAM / OTHERWISE FLASH DISPLAY 
1537 106 CAL DELAY 
1540 150 
1541 0 0 3 
1542 372 LMC 
1543 106 CAL DELAY 
1544 150 
1545 003 
1546 370 LMA 
1547 0 0 5 RST START / AND TRY AGAIN 
1550 016 DELAY L B I 003 / DOUBLE LOOP FOR FLASH PERIOD 
1551 0 0 3 
1552 0 2 0 INC 
1553 110 JFZ * - 1 
1554 152 
1555 003 
1556 0 1 1 DCB 
1557 110 JFZ * - 5 
1560 152 
1561 003 
1562 007 RET 
1563 303 OP LAD / D HAD CLK* CPL* I N C , DEC SWITCH SETTINGS 
1564 022 RAL 
1565 100 JFC CPL / GOTO CPL I F INSTN NOT CLR 
1566 172 
1567 003 
1570 372 LMC 
1571 007 RET 
1572 0 2 2 CPL RAL 
1573 100 JFC INC / GOTO INC I F INSTN NOT CPL 
1574 202 
1575 003 
1576 307 LAM 
1577 2 5 5 XRH 
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1600 370 LMA 
1601 007 RET 
1602 022 INC HAL 
1603 100 JFC DEC /GOTO DEC I F INSTN NOT INC 
1604 212 
1605 0 0 3 
1606 347 L EM 
1607 040 I N E 
1610 374 LME 
1611 007 HET 
1612 347 DEC LEM / INSTN MUST BE DEC 
1613 0 4 1 DCE 
1614 374 LME 
1615 007 RET 
1616 0 6 6 INSTOR L L I 022 / LOAD B FROM STORE ADDRESSED 
1617 0 2 2 
1620 367 LLM 
1621 056 L H I 0 1 3 / BY STORE ADDRESS REGISTER 
1622 0 1 3 
1623 317 LBM 
1624 056 L H I 37 7 / & RESTORE H 
1625 377 
1626 007 RET 
1627 066 LDSTOR L L I 022 / LOAD INTO STORE (ADDRESS FROM 
1630 0 2 2 
1631 367 LLM 
1632 056 L H I 0 1 3 / STORE ADDRESS REGISTER) FROM B 
1633 0 1 3 
1634 371 LMB 
1635 0 5 6 L H I 377 / & RESTORE H 
1636 377 
1637 007 RET 
END 
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APPENDIX 2: Some sample programs 
1. The Bootstrap 
A program to take data from the toggle switches, load i t i n t o 
s t o r e from a s t a r t i n g address i n i t i a l l y set by hand i n r e g i s t e r 5,to 
d i s p l a y the loaded data i n the accumulator, increment the st o r e 
address and w a i t f o r the next data. 
Address 
000 








Input to s t o r e 
Load accumulator from s t o r e 
Increment r e g i s t e r 5 
Load PC w i t h 000 
2. Stored program examination r o u t i n e 
A program to d i s p l a y the contents"*bf sequential store l o c a t i o n s 
i n the accumulator, s t a r t i n g from an address which i s i n i t i a l l y set by 
hand i n r e g i s t e r 5. 
Address 
010 






Load accumulator from store 
Halt 
Increment r e g i s t e r 5 
Load PC w i t h 010 
3. A p a t t e r n - r e c o g n i t i o n r o u t i n e 
A program to take a b i n a r y p a t t e r n , say 252 8, from the toggle 
switches i n t o a convenient r e g i s t e r and then to compare subsequent 
switch s e t t i n g s w i t h the store d p a t t e r n . I f the p a t t e r n s are d i f f e r e n t , 
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load zeros i n t o r e g i s t e r s 1, 2 3 and 4, otherwise f l a s h the lamps of 


















Load r e g i s t e r 5 w i t h 252 




Input 0 t o accumulator 
Subtract stored p a t t e r n 
Jump t o 120 i f zero 
Otherwise jump t o 102 
Complement r e g i s t e r 1 
Jump to 103 
4. A p a r i t y conversion r o u t i n e 
A program t o take data from the toggle switches and to d i s p l a y i t 
w i t h even p a r i t y i n the accumulator, then to w a i t f o r f r e s h data. 
Address 
200 








Clear r e g i s t e r 3 
Load r e g i s t e r 1 w i t h 001 
& copy i n r e g i s t e r 4 
Input t o r e g i s t e r 2 
& copy i n accumulator 
L o g i c a l AND w i t h 001 i n r e g i s t e r 1 
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Jump t o 212 i f r e s u l t zero 
Increment r e g i s t e r 3 
Register 1 to accumulator 
S h i f t L e f t 
Jump t o 221 i f Carry set 
Accumulator to r e g i s t e r 1 
Jump t o 205 
Register 3 to accumulator 
AND w i t h r e g i s t e r 4 
Jump t o 226 i f zero 
Register 1 to accumulator 
Add r e g i s t e r 2 to accumulator 
Halt 
Jump t o s t a r t 
5. M u l t i p l i c a t i o n of 4 - b i t numbers 
A program t o take two 8 - b i t numbers from the toggle switches, to 
mask out the four most s i g n i f i c a n t b i t s of each and then to m u l t i p l y 
the remaining 4 - b i t numbers, d i s p l a y i n g the product i n the accumulator. 
Address 
300 








Load r e g i s t e r 4 w i t h 004 
Clear r e g i s t e r 1 
Register 2 = 017 
Input to accumulator 
AND w i t h 017 
Keep i n r e g i s t e r 3 
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Address I n s t r u c t i o n Comment 
310 000 Halt 
300 Inp u t t o accumulator 
262 AND w i t h 017 
371 
371 
371 S h i f t accumulator l e f t , 5 
37l' 
371 
320 120 & keep i n r e g i s t e r 2 
364,326, Jump i f Carry = 0 
101 Register 1 to accumulator 
243 Add r e g i s t e r 3 
no Put back i n 1 
200 Clear accumulator 
234 Decrement r e g i s t e r 4 
330 244 Add r e g i s t e r 4 
351,341 Jump i f zero 
101 Register 1 t o accumulator 
371 S h i f t l e f t 
110 Put back 
102 Register 2 to accumulator 
337/340 346,317 Jump to 317 
101 Register 1 to accumulator 
000 Ha l t 
346,300 Repeat 
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